Home Data converters Analog-to-digital converters (ADCs) High-speed ADCs (≥10 MSPS)
Home
Data converters
Analog-to-digital converters (ADCs)
High-speed ADCs (≥10 MSPS)
NEW

ADC32RF72

ACTIVE

Dual-channel, 16-bit, 1.5-GSPS, ultra-low noise spectral density (NSD) RF-sampling receiver

Order now
Data sheet

ADC32RF72

ACTIVE
Data sheet Order now

Product details

Rating Catalog Operating temperature range (°C) to
Rating Catalog Operating temperature range (°C) to
FCCSP (ANH) 289 190.44 mm² 13.8 x 13.8
  • 16-bit, dual channel 1.5GSPS ADC
  • Noise spectral density: -163.7dBFS/Hz
  • Thermal Noise: 75.6dBFS
  • Noise figure: 14.4dB
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 40fs
  • Buffered analog inputs
  • Input fullscale: 1.44Vpp (4.1dBm)
  • Full power input bandwidth (-3dB): 1.8GHz
  • Ultra-low close-in residual phase noise:
    • −140dBc/Hz at 10kHz offset at 1GHz
  • Spectral performance (fIN = 1GHz, -1dBFS):
    • SNRflat: 72.1dBFS
    • HD2,3: 68dBc
    • Non HD2,3: 93dBFS
  • 192-tap/ch programmable FIR equalizer filter
  • 12-bit Fractional delay filter
  • Digital down-converters (DDCs)
    • Up to 8 DDC
    • Complex output: /2, /3, /4, /5 to /32768 decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1µs
  • JESD204B/C serial data interface
    • Maximum lane rate: 24.75Gbps
  • Code error rate (CER): 1E-15 errors/sample
  • Power consumption: 1.5W/channel (1.5GSPS)
  • 16-bit, dual channel 1.5GSPS ADC
  • Noise spectral density: -163.7dBFS/Hz
  • Thermal Noise: 75.6dBFS
  • Noise figure: 14.4dB
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 40fs
  • Buffered analog inputs
  • Input fullscale: 1.44Vpp (4.1dBm)
  • Full power input bandwidth (-3dB): 1.8GHz
  • Ultra-low close-in residual phase noise:
    • −140dBc/Hz at 10kHz offset at 1GHz
  • Spectral performance (fIN = 1GHz, -1dBFS):
    • SNRflat: 72.1dBFS
    • HD2,3: 68dBc
    • Non HD2,3: 93dBFS
  • 192-tap/ch programmable FIR equalizer filter
  • 12-bit Fractional delay filter
  • Digital down-converters (DDCs)
    • Up to 8 DDC
    • Complex output: /2, /3, /4, /5 to /32768 decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1µs
  • JESD204B/C serial data interface
    • Maximum lane rate: 24.75Gbps
  • Code error rate (CER): 1E-15 errors/sample
  • Power consumption: 1.5W/channel (1.5GSPS)

The ADC32RF72 is a 16-bit, 1.5GSPS (non-interleaved), dual channel analog to digital converter (ADC). The device is designed for the highest signal-to-noise ratio (SNR) and delivers a noise spectral density of −163.7dBFS/Hz. Using internal averaging modes, the NSD can be improved to as low as -166.2dBFS/Hz. The buffered analog inputs support a programmable internal termination impedance of 50, 100, 200Ω with a full power input bandwidth of 1.8GHz (−3dB). The device lets the user select one input from IN1/2/3 in addition to IN0.

The device includes several digital processing features such as a 192-tap/ch programmable FIR filter for equalization, a 12-bit fractional delay filter as well as multiple digital down converters (DDCs). There are eight DDCs supporting decimation factors of /2, /3 and /5 up to /32768. The 48-bit NCOs support phase coherent frequency hopping.

The ADC32RF72 supports the JESD204B/C serial data interface with interface rates up to 24.75Gbps. The power efficient ADC architecture consumes 1.5W/ch at 1.5GSPS and provides power scaling with lower sampling rates.

The ADC32RF72 is a 16-bit, 1.5GSPS (non-interleaved), dual channel analog to digital converter (ADC). The device is designed for the highest signal-to-noise ratio (SNR) and delivers a noise spectral density of −163.7dBFS/Hz. Using internal averaging modes, the NSD can be improved to as low as -166.2dBFS/Hz. The buffered analog inputs support a programmable internal termination impedance of 50, 100, 200Ω with a full power input bandwidth of 1.8GHz (−3dB). The device lets the user select one input from IN1/2/3 in addition to IN0.

The device includes several digital processing features such as a 192-tap/ch programmable FIR filter for equalization, a 12-bit fractional delay filter as well as multiple digital down converters (DDCs). There are eight DDCs supporting decimation factors of /2, /3 and /5 up to /32768. The 48-bit NCOs support phase coherent frequency hopping.

The ADC32RF72 supports the JESD204B/C serial data interface with interface rates up to 24.75Gbps. The power efficient ADC architecture consumes 1.5W/ch at 1.5GSPS and provides power scaling with lower sampling rates.
filter Find other High-speed ADCs (≥10 MSPS)
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet ADC32RF72 Dual Channel 1.5GSPS 16-bit RF Sampling ADC datasheet PDF | HTML 20 Nov 2025
Analog Design Journal 高速轉換器奈奎斯特(Nyquist)孔周圍取樣 PDF | HTML 23 May 2025
Analog Design Journal 고속 컨버터의 나이퀴스트 홀 주변 샘플 링 PDF | HTML 23 May 2025
Analog Design Journal Sampling around Nyquist holes in high-speed converters PDF | HTML 16 May 2025
Application note Comparing Active vs. Passive High-Speed/RF A/D Converter Front Ends PDF | HTML 28 Mar 2025
Application note Evaluating High-Speed, RF ADC Converter Front-end Architectures PDF | HTML 26 Mar 2025

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADC34RF72EVM — ADC3xRF72 evaluation module

The ADC3xRF72EVM is an evaluation module (EVM) designed to evaluate the ADC34RF7x family of high speed analog-to-digital converters (ADCs). The ADC3xRF72EVM is populated with an ADC3xRF72. The ADC3xRF72 is a 16-bit ADC, quad channel ADC with an JESD interface, and can operate at sample rates up to (...)
User guide: PDF | HTML
Not available on TI.com
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
FCCSP (ANH) 289 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos