Errata

MSPM0C1103, MSPM0C1104, MSPM0C1103-Q1, MSPM0C1104-Q1, MSPS003F3, MSPS003F4 Microcontrollers



ABSTRACT

This document describes the known exceptions to the functional specifications (advisories).

Table of Contents

1 Functional Advisories	
2 Preprogrammed Software Advisories	2
3 Debug Only Advisories	
4 Device Nomenclature	
4.1 Device Symbolization and Revision Identification	
5 Advisory Descriptions	
5.1 Fixed by Compiler Advisories	4
6 Revision History	

1 Functional Advisories

Advisories that affect the device operation, function, or parametrics.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev B
ADC_ERR_05	✓
CPU_ERR_01	✓
CPU_ERR_02	✓
CPU_ERR_03	✓
FLASH_ERR_04	✓
FLASH_ERR_05	✓
FLASH_ERR_06	✓
FLASH_ERR_08	✓
GPIO_ERR_03	✓
GPIO_ERR_04	✓
I2C_ERR_03	✓
I2C_ERR_04	✓
I2C_ERR_05	✓
I2C_ERR_06	✓
I2C_ERR_07	✓
I2C_ERR_08	✓
I2C_ERR_09	✓
I2C_ERR_10	✓
I2C_ERR_13	✓



Errata Number	Rev B
RST_ERR_01	✓
SPI_ERR_03	✓
SPI_ERR_04	✓
SPI_ERR_05	✓
SPI_ERR_06	✓
SPI_ERR_07	✓
SYSCTL_ERR_03	✓
SYSOSC_ERR_02	✓
TIMER_ERR_01	✓
TIMER_ERR_04	✓
TIMER_ERR_06	✓
TIMER_ERR_07	✓
UART_ERR_01	✓
UART_ERR_02	✓
UART_ERR_04	✓
UART_ERR_05	✓
UART_ERR_06	✓
UART_ERR_07	✓
UART_ERR_08	✓
UART_ERR_09	✓
UART_ERR_10	✓
UART_ERR_11	✓

2 Preprogrammed Software Advisories

Advisories that affect factory-programmed software.

✓ The check mark indicates that the issue is present in the specified revision.

3 Debug Only Advisories

Advisories that affect only debug operation.

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev A	Rev B
GPIO_ERR_03	√	√

4 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices. Each MSP MCU commercial family member has one of two prefixes: MSP or XMS. These prefixes represent evolutionary stages of product development from engineering prototypes (XMS) through fully qualified production devices (MSP).

XMS – Experimental device that is not necessarily representative of the final device electrical specifications

MSP - Fully qualified production device

Support tool naming prefixes:

X: Development-support product that has not yet completed Texas Instruments internal qualification testing. **null**: Fully-qualified development-support product.

www.ti.com Device Nomenclature

XMS devices and X development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (XMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format.

4.1 Device Symbolization and Revision Identification

The package diagrams below indicate the package symbolization scheme, and Table 4-1 defines the device revision to version ID mapping.




Figure 4-1. Package Symbolization

Table 4-1. Die Revisions

Revision Letter (package marking)	Version (in the device factory constants memory)
В	2

The revision letter indicates the product hardware revision. Advisories in this document are marked as applicable or not applicable for a given device based on the revision letter. This letter maps to an integer stored in the memory of the device, which can be used to look up the revision using application software or a connected debug probe.

5 Advisory Descriptions

5.1 Fixed by Compiler Advisories

Advisories that are resolved by compiler workaround. Refer to each advisory for the IDE and compiler versions with a workaround.

✓ The check mark indicates that the issue is present in the specified revision.

ADC_ERR_05 ADC Module

Category

Functional

Function

HW Event generated before enabling IP, ADC Trigger will stay in queue

Description

When the ADC receives a HW event trigger the pending event will go into the ADC trigger queue, even if CTL0.ENC = 0x0. Once ADC is set to CTL1.TRIGSRC = 0x1 (HW Trigger) and CTL0.ENC = 1 then the queued HW trigger will start the ADC sampling and conversion process. The pending HW request can get into the queue even when the CTL1.TRIGSRC = 0x0 (SW trigger), but will only start the ADC sampling when CTL1.TRIGSRC = 0x1 && CTL0.ENC = 0x1.

Workaround

Only configure the ADC F_SUB when expecting to use the HW Trigger, otherwise a pending request can get queued. If switching between SW and HW Trigger modes, a reset on the ADC (RSTCTL) will clear any pending queues, but will require the ADC to be reconfigured.

CPU_ERR_01

CPU Module

Category

Functional

Function

CPU cache content can get corrupted when switching between Main flash and other flash regions.

Description

Cache corruption can occur when switching between accessing Main flash memory, and other non-volatile memory regions such as NONMAIN or Factory Region.

Workaround

Use the following procedure to access areas outside main memory safely:

- 1. Disable the cache by setting CPUSS.CTL.ICACHE = 0x0.
- 2. Read from SHUTDOWN Memory SYSCTL.SOCLOCK.SHUTDNSTORE0
- 3. Perform needed access to NONMAIN or Factory Region memory.
- 4. Re-enable cache by setting CPUSS.CTL.ICACHE = 0x1

CPU_ERR_02 CPU Module

Category

Functional

Function

Limitation of disabling prefetch for CPUSS



CPU ERR 02

(continued) CPU Module

Description

CPU prefetch disable will not take effect if there is a pending flash memory access.

Workaround

Disable the prefetcher, then issue a memory access to the shutdown memory (SHUTDNSTORE) in SYSCTL, this can be done with SYSCTL.SOCLOCK.SHUTDNSTORE0;

After the memory access completes the prefetcher will be disabled.

Example:

CPUSS.CTL.PREFETCH = 0x0; //disables prefetcher

SYSCTL.SOCLOCK.SHUTDNSTORE0; // memory access to shutdown memory

CPU_ERR_03 CPU Module

Category

Functional

Function

Prefetcher can fetch wrong instructions when transitioning into Low power modes

Description

When transitioning into low power modes and there is a pending prefetch, the prefetcher can erroneously fetch incorrect data (all 0's). When the device wakes up, if the prefetcher and cache do not get overwritten by ISR code, then the main code execution from flash can get corrupted. For example, if the ISR is in the SRAM, then the incorrect data that was prefetched from Flash does not get overwritten. When the ISR returns the corrupted data in the prefetcher can be fetched by the CPU resulting in incorrect instructions. A HW Event wake is another example of a process that will wake the device, but not flush the prefetcher.

Workaround

Disable prefetcher before entering low power modes.

Example:

CPUSS.CTL.PREFETCH = 0x0; // disables prefetcher

SYSCTL.SOCLOCK.SHUTDNSTORE0 // Read from SHUTDOWN Memory __WFI(); // or __WFE(); this function calls the transition into low power mode

CPUSS.CTL.PREFETCH = 0x1; // enables prefetcher

FLASH_ERR_04 FLASH Module

Category Functional

Function

Wrong Address will get reported in the SYSCTL DEDERRADDR if the error is in the

NONMAIN or Factory region

DescriptionWhen a FLASHDED error appears the data will truncate the most significant byte. In the

memory limits of the device, the most significant byte does not have an impact to the return address for MAIN flash. For NONMAIN flash or Factory region the MSB should be

listed as 0x41xx.xxxx



FLASH ERR 04

(continued)

FLASH Module

Workaround

If the return address of the SYSCTL_DEDERRADDR returns a 0x00Cxxxxx, do an OR operation with 0x41000000 to get the proper address for the NONMAIN or Factory region return address. For example, if SYSCTL DEDERRADDR = 0x00C4013C, the real address would be 0x41C4013C.

For MAIN Flash DED, the SYSCTL_DEDERRADDR can be used as is.

FLASH Module FLASH ERR 05

Category

Functional

Function

DEDERRADDR can have incorrect reset value

Description

The reset value of the SYSCTL->DEDERRADDR can return a 0x00C4013C instead of the correct 0x00000000. The location of the error is in the Factory Trim region and is not indicative of a failure, it can be properly ignored. The reset value tends to change once NONMAIN has been programmed on the device.

Workaround

Accept 0x00C4013C as another reset value, so the default value from boot can be 0x00000000 or 0x00C4013C. The return value is outside of the range of the MAIN flash on the device so there is no potential of this return coming from an actual FLASH DED status.

Flash Module FLASH_ERR_06

Category

Functional

Function

CPU AND DMA are not able to access the flash at the same time

Details

CPU AND DMA cannot concurrently access the flash; this simultaneous access results in reading incorrect data from the flash.

Workaround

Do not access the flash via CPU AND DMA concurrently. In case of typical Flash operations of program/erase operation, read verify/ blank verify operations, as well as the DMA reads from flash; software needs to make sure that CPU does not access flash while the flash is busy. This can be provided by putting code in SRAM while a flash operation is on-going or move the flash memory into SRAM for data the DMA needs to read.


FLASH ERR 08 FLASH Module

Category

Functional

Function

Hard fault isn't generated for typical invalid memory region



FLASH_ERR_08

(continued) FLASH Module

Description

Hard fault isn't generated while trying to access illegal memory address space as shown

below: 1. 0x010053FF - 0x20000000 2. 0x40BFFFFF - 0x41C00000 3. 0x41C007FF -

0x41C40000

Workaround

No

GPIO_ERR_03 GPIO Module

Category

Functional

Function

On a debugger read to GPIO EVENT0 IIDX, interrupt is cleared.

Description

EVENT0's IIDX of GPIO, on a debugger read is treated as a CPU read and interrupt is

getting cleared.

Workaround

During the debug, the IIDX of event0 can be read by software reading RIS.

GPIO_ERR_04

GPIO Module

Category

Functional

Function

Configuring global fastwake prevents a GPIO pin from sending data to the DIN register.

Description

When configuring the fastwake-only bit of the CTL register and forcing data to a GPIO pin in run mode, the device will wake up, but the data on the GPIO pin will not appear in the DIN register. This is because the CTL register configuration prevents any data from

flowing from the GPIO pin to the DIN register.

Workaround

Avoid using the GPIO fastwake-only function when expecting data on a GPIO pin entering

the DIN register.

I2C_ERR_03

I2C Module

Category

Functional

Function

I2C peripheral mode cannot wake up device when sourced from MFCLK

Description

IF I2C module is configured in peripheral mode

AND I2C is clocked from MFCLK (Middle Frequency Clock) AND device is placed in STOP2 or STANDBY0/1 power modes, THEN I2C fails to wakeup the device when receiving data.



I2C_ERR_03

(continued)

I2C Module

Workaround

Set I2C to be clocked by BUSCLK instead of MFCLK, if needing low power wakeup upon receiving data in I2C peripheral mode.

12C_ERR_04

I2C Module

Category

Functional

Function

When SCL is low and SDA is high the Target i2c is not able to release the stretch.

Description

1: SCL line grounded and released, device indefinitely pulls SCL low.

2: Post clock stretch, timeout, and release; if there is another clock low on the line, device indefinitely pulls SCL low.

Workaround

If the I2C target application does not require data reception in low power mode using Async fast clock request, disabling SWUEN by default is recommended, including during reset or power cycle. In this case, bug description 1 and 2 does not occur.

If the I2C target application requires data reception in low power mode using Async fast clock request, enable SWUEN just before entering low power and clear SWUEN after low power exit. Even in this scenario, bug description 1 and 2 can occur when the I2C target is in low power, it will indefinitely stretch the SCL line if there is a continuous clock stretching or timeout caused by another device on the bus. To recover from this situation, enable the low timeout interrupt on the I2C target device, reset and re-initialize the I2C module within the low timeout ISR.

12C_ERR_05

I2C Module

Category

Functional

Function

I2C SDA may get stuck to zero if we toggle ACTIVE bit during ongoing transaction

Description

If ACTIVE bit is toggled during an ongoing transfer, its state machine will be reset. However, the SDA and SCL output which is driven by the controller will not get reset. There is a situation where SDA is 0 and controller has gone into IDLE state, here the controller won't be able to move forward from the IDLE state or update the SDA value. target's BUSBUSY is set (toggling of the ACTIVE bit is leading to a start being detected on the line) and the BUSBUSY won't be cleared as the controller will not be able to drive a STOP to clear it.

Workaround

Do not toggle the ACTIVE bit during an ongoing transaction.

12C_ERR_06

I2C Module

Category

Functional



12C_ERR_06

(continued) I2C Module

Function

SMBus High timeout feature fails at I2C clock less than 24KHz onwards

Description

SMBus High timeout feature is failing at I2C clock rate less than 24KHz onwards (20KHz, 10KHz). From SMBUS Spec, the upper limit on SCL high time during active transaction is 50us. Total time taken from writing of I2C START bit to SCL low is 60us, which is >50us. It will trigger the timeout event and let I2C Controller go into IDLE without completing the transaction at the start of transfer. Below is detailed explanation. For SCL is configured as 20KHz, SCL low and high period is 30us and 20us respectively. First, I2C START bit write at the same time high timeout counter starts decrementing. Then, it takes one SCL low period (30us) from the START bit write to SDA goes low (start condition). Next, it takes another SCL low period (30us) from SDA goes low (start condition) to SCL goes low (data transfer starts) which should stop the high timeout counter at this point. As a total, it takes 60us from counter start to end. However, due to the upper limit(50us) of the high timeout counter, the timeout event will still be triggered although the I2C transaction is working fine without issue.

Workaround

Do not use SMBus High timeout feature when I2C clock less than 24KHz onwards.

Category Functional

Function

Back to back controller control register writes will cause I2C to not start.

DescriptionBack-to-Back CTR register writes will cause the next CTR.START to not properly cause

the start condition.

Workaround

Write all the CTR bits including CTR.START in a single write or wait one clock cycle

between the CTR writes and CTR.START write.

Category Functional

Function FIFO Read directly after RXDONE interrupt causes erroneous data to be read

DescriptionWhen the RXDONE interrupt happens the FIFO is not always updated for the latest data.

Workaround

Wait 2 I2C CLK cycles for the FIFO to make sure to have the latest data. I2C CLK is

based on the CLKSEL register in the I2C registers.

I2C_ERR_09 I2C Module

Category Functional

FunctionStart address match status might not be updated in time for a read through the ISR if

running I2C at slow speeds.

DescriptionIf running at I2C speeds less than 100kHz then the ADDRMATCH bit (address match in

the TSR register) might not be set in time for the read through an interrupt.

Workaround

If running at below 100kHz on I2C, wait at least 1 I2C CLK cycle before reading the

ADDRMATCH bit.

Category Functional

Function I2C Busy status is enabled preventing low power entry

DescriptionWhen in I2C Target mode, the I2C Busy Status stays high after a transaction if there is no

STOP bit.

Workaround

Program the I2C controller to send the STOP bit and don't send a NACK for the last byte.

Terminate any I2C transfer with a STOP condition to maintain proper BUSY status and

asynchronous clock request behavior (for low power mode reentry).

Category Functional

Function

Polling the I2C BUSY bit might not guarantee that the controller transfer has completed

DescriptionAfter setting the CCTR.BURSTRUN bit to initiate an I2C controller transfer, it takes

approximately 3 I2C functional clock cycles for the BUSY status to be asserted. If polling for the BUSY bit is used immediately after setting CCTR.BURSTRUN to wait for transfer completion, the BUSY status might be checked before it is set. This problem is more likely to occur with high CLKDIV values (resulting in a slower I2C functional clock) or under

higher compiler optimization levels.

Workaround

Add software delay before polling BUSY status. Software delay = 3 x CPU CLK / I2C

functional clock = 3 x CPU CLK / (CLKSEL / CLKDIV) For example, with a clock divider (CLKDIV) of 8, a clock source of 4 MHz(MFCLK), and CPU CLK of 32 MHz: Software

delay = 3 x 32 MHz / (4 MHz/ 8)= 192 CPU cycles



RST_ERR_01 RST Module

Category Functional

Function

NRST release doesn't get detected when LFCLK IN is LFCLK source and LFCLK IN gets

disabled

DescriptionWhen LFCLK = LFCLK_IN and we disable the LFCLK_IN, then comes a corner scenario

where NRST pulse edge detection is missed and the device doesn't come out of reset. This issue is seen if the NRST pulse width is below 608us. NRST pulse above 608us, the

reset can appear normally.

Workaround Keep the NRST pulse width higher than 608us to avoid this issue.

SPI_ERR_03 SPI Module

Category Functional

Function

When configured as peripheral, enable CSCLR will result in the received data will have a

right shift in SPH=0 mode

DescriptionWhen enabled CSCLR in peripheral mode, if there has glitch on SCK line when CS is

active or inactive, the received data will have 1-bit right shift in the next first frame. This issue is seen in Motorola SPI Frame Format with SPH=0, and will impact multi-peripheral

mode which has the case that SCK toggle during CS inactive.

Workaround
1. Set CSCLR=0h.

2. Always drop the first frame when set CSCLR=1h in SPH=0 mode.

SPI_ERR_04 SPI Module

Category Functional

Function IDLE/BUSY status toggle after each frame receive when SPI peripheral is in only receive

mode.

DescriptionIn case of SPI peripheral in only receive mode, the IDLE interrupt and

BUSY status are toggling after each frame receive while SPI is receiving data

continuously(SPI PHASE=1). Here there is no data loaded into peripheral TXFIFO and

TXFIFO is empty.

Workaround

Do not use SPI peripheral only receive mode. Set SPI peripheral in transmit and receive

mode. You do not need to set any data in the TX FIFO for SPI.

SPI_ERR_05 SPI Module

Category

Functional

Function

SPI Peripheral Receive Timeout interrupt is setting irrespective of RXFIFO data

Description

When using the SPI timeout interrupt the RXTIMEOUT can continue decrementing even after the final SPI CLK is received, which can cause a false RXTIMEOUT.

Workaround

Disable the RXTIMEOUT after the last packet is received (this can be done in the ISR) and re-enable when SPI communication starts again.

SPI ERR 06

SPI Module

Category

Functional

Function

IDLE/BUSY status does not reflect the correct status of SPI IP when debug halt is asserted

Description

IDLE/BUSY is independent of halt, it is only gating the RXFIFO/TXFIFO writing/reading strobes. So, if controller is sending data, although it's not latched in FIFO but the BUSY is getting set. The POCI line transmits the previously transmitted data on the line during halt

Workaround

Don't use IDLE/BUSY status when SPI IP is halted.

SPI ERR 07

SPI Module

Category

Functional

Function

SPI underflow event may not generate if read/write to TXFIFO happen at the same time for SPI peripheral

Description

When SPI.CTL0.SPH = 0 and the device is configured as the SPI peripheral.

If there is a write to the TXFIFO WHILE there is a read request from the SPI controller, then an underflow event may not be generated as the read/write request is happening

simultaneously.

Workaround

Ensure the TXFIFO is not empty when the SPI Controller is addressing the device, this can be done by preloading data to avoid a write and read to the same TXFIFO address. Alternatively, data checking strategies, like CRC, can be used to verify the packets were sent properly, then the data can be resent if the CRC doesn't match.

SYSCTL_ERR_03 SYSCTL Module

Category

Functional

Function

DEDERRADDR persists after a SYSRESET or a write to the SYSSTATUSCLR

Details

DEDERRADDR persists after either a SYSRESET or a write to the SYSSTATUSCLR register. Its value is overwritten only when a new FLASHDED error occurs. This behavior contradicts the Technical Reference Manual (TRM), which specifies its initial reset value

as zero.

Workaround

No workaround

SYSOSC_ERR_02 SYSOSC Module

Category

Functional

Function

MFCLK does not work when Async clock request is received in an LPM where SYSOSC was disabled in FCL mode

Description

MFCLK will not start to toggle in below scenario:

1. FCL mode is enabled and then MFCLK is enabled

 ${\tt 2.\ Enter\ a\ low\ power\ mode\ where\ SYSOSC\ is\ disabled\ (SLEEP2/STOP2/STANDBY0/N)}$

STANDBY1).

3. Async request is received from some peripherals which use MFCLK as functional clock. On receiving async request, SYSOSC gets enabled and ulpclk becomes 32MHz. But MFCLK is gated off and it does not toggle at all as the device is still set to the LPM.

Workaround

If SYSOSC is using the FCL mode - Do not enable the MFCLK for a peripheral when you're entering a LPM mode which would typically turn off the SYSOSC.

TIMER ERR 01

TIMx Module

Category

Functional

Function

Capture mode captures incorrect value when using hardware event to start timer

Description

When using any timer instance in capture mode, starting the timer using a zero (ZCOND) or load (LCOND) condition causes the timer to capture the zero or load value instead of the captured value in the respective TIMx.CC register. This affects periodic use cases such as period and pulse width capture.

Workaround

Use the below software flow to calculate the period or pulse width. See the timx timer mode capture duty and period in the MSPM0-SDK for an example of the

workaround.



TIMER_ERR_01

(continued)

TIMx Module

- 1.Disable ZCOND or LCOND by setting to 0h.
- 2. When a capture occurs, the capture value is correctly captured in TIMx.CC
- 3.Restart the timer by setting TIMx.CTR to the reload value (load or 0).

TIMER_ERR_04

TIMER Module

Category

Functional

Function

TIMER re-enable may be missed if done close to zero event

Description

When using a TIMER in one shot mode, TIMER re-enable may be missed if done close to zero event. The HW update to the timer enable bit will take a single functional clock cycle. For example, if the timer's clock source is 32.768kHz and clock divider of 3, then it will take ~100us to have the enable bit set to 0 properly.

Workaround

Wait 1 functional clock cycle before re-enabling the timer OR the timer can be disabled

first before re-enabling.

Disable the counter with CTRCTL.EN = 0, then reenable with CTRCTL.EN = 1

TIMER_ERR_06

TIMG Module

Category

Functional

Function

Writing 0 to CLKEN bit does not disable counter

Description

Writing 0 to the Counter Clock Control Register(CCLKCTL) Clock Enable bit(CLKEN)

does not stop the timer.

Workaround

Stop the timer by writing 0 to the Counter Control(CTRCTL) Enable(EN) bit.

TIMER_ERR_07

Initial repeat counter has 1 less period than next repeats Module

Category

Functional

Function

TIMER

Description

When using the timer repeat counter mode, the first repeat will have 1 less count than the subsequent repeats because the following repeat counters will include the transition between 0 and the load value. For example if the TIMx.RCLD = 0x3 then 3 observable



TIMER_ERR_07

(continued) Initial repeat counter has 1 less period than next repeats Module

zero events would appear on the first repeat counter and 4 observable zero events would

appear on the following repeat counter sequences.

Workaround

Set the initial RCLD value to 1 more than the expected RCLD, then in the ISR for the

Repeat Counter Zero Event (REPC), set the RCLD to the intended RCLD value. For example, if intending to have 4 repeats, set the initial RCLD value to RCLD = 0x5, then in the timer ISR for the REPC interrupt, set RCLD = 0x4. Now all timer repeats will have the

same number of zero/load events.

UART_ERR_01 UART Module

Category Functional

Function

UART start condition not detected when transitioning to STANDBY1 Mode

DescriptionAfter servicing an asynchronous fast clock request that was initiated by a UART

transmission while the device was in STANDBY1 mode, the device will return to STANDBY1 mode. If another UART transmission begins during the transition back to

STANDBY1 mode, the data is not correctly detected and received by the device.

Workaround
Use STANDBY0 mode or higher low power mode when expecting repeated UART start

conditions.

Category Functional

Function

UART End of Transmission interrupt not set when only TXE is enabled

DescriptionUART End Of Transmission (EOT) interrupt does not trigger when the device is set for

transmit only (CTL0.TXE = 1, CTL0.RXE = 0). EOT successfully triggers when device is

set for transmit and receive (CTL0.TXE = 1, CTL0.RXE = 1)

Workaround Set both CTL0.TXE and CTL0.RXE bits when utilizing the UART end of transmission

interrupt. Note that you do not need to assign a pin as UART receive.

UART_ERR_04 UART Module

Category Functional

Function Incorrect UART data received with the fast clock request is disabled when clock

transitions from SYSOSC to LFOSC

UART_ERR_04

(continued)

UART Module

Description

Scenario:

- 1. LFCLK selected as functional clock for UART
- 2. Baud rate of 9600 configured with 3x oversampling
- 3. UART fast clock request has been disabled

If the ULPCLK changes from SYSOSC to LFOSC in the middle of a UART RX transfer, it

is observed that one bit is read incorrectly

Workaround

Enable UART fast clock request while using UART in LPM modes.

UART_ERR_05

UART Module

Category

Functional

Function

Limitation of debug halt feature in UART module

Description

All Tx FIFO elements are sent out before the communication comes to a halt against the

expectation of completing the existing frame and halt.

Workaround

Please make sure data is not written into the TX FIFO after debug halt is asserted.

UART_ERR_06

UART Module

Category

Functional

Function

Unexpected behavior RTOUT/Busy/Async in UART 9-bit mode

Description

UART receive timeout (RTOUT) is not working correctly in multi node scenario, where one UART will act as controller and other UART nodes as peripherals, each peripheral is

configured with different address in 9-bit UART mode.

First UART controller communicated with UART peripheral1, by sending peripheral1's address as a first byte and then data, peripheral1 has seen the address match and received the data. Once controller is done with peripheral1, peripheral1 is not setting the RTOUT after the configured timeout period, if controller immediately starts the communication with another UART peripheral (peripheral2) which is configured with different address on the bus. The peripheral1 RTOUT counter is resetting while communication ongoing with peripheral2 and peripheral1 setting it's RTOUT only after

UART controller is completed the communication with peripheral2.

Similar behavior observed with BUSY and Async request. Busy and Async request is setting even if address does not match while controller communicating with other

peripheral on the bus.

Workaround

Do not use RTOUT/ BUSY /Async clock request behavior in multi node UART communication where single controller is tied to multiple peripherals.



UART_ERR_07

UART Module

Category

Functional

Function

RTOUT counter not counting as per expectation in IDLE LINE MODE

Description

In IDLE LINE MODE in UART, RTOUT counter gets stuck, even when the line is IDLE and FIFO has some elements. This means that RTOUT interrupts will not work in IDLE LINE

MODE.

In case of an address mismatch, RTOUT counter is reloaded when it sees toggles on the

Rx line.

In case of a multi-responder scenario this could lead to an indefinite delay in getting an RTOUT event when communication is happening between the commander and some

other responder.

Workaround

Do not enable RTOUT feature when UART module is used either in IDLELINE mode/

multi-node UART application.

UART_ERR_08

UART Module

Category

Functional

Function

STAT BUSY does not represent the correct status of UART module

Description

STAT BUSY is staying high even if UART module is disabled and there is data available in

TXFIFO.

Workaround

Poll TXFIFO status and the CTL0.ENABLE register bit to identify BUSY status.

UART ERR 09

UART Module

Category

Functional

Function

UART ADDR MATCH may not be set in time for the read when running at slow UART

speeds.

Description

During an Address match interrupt, when the code jumps into ISR and reads the FIFO. The UART is not able to receive the data which is sent as the address on the RX line, due

to the address match interrupt being generated before the STOP bit.

Workaround

Wait 1 UART CLK cycle before reading the data to allow the ADDR MATCH to be set.

UART_ERR_10

UART Module

Category

Functional

UART ERR 10

(continued)

UART Module

Function

BUSY bit setting is delayed for UART IrDA mode

Description

In IrDA mode, the UART.STAT.BUSY bit is set on the second edge of the IrDA start pulse; which means a whole bit transmission would complete before the BUSY status is properly set. During this time if the software polls the BUSY bit, an incorrect indication of UART not being busy would be observed even when the IrDA start pulse is ongoing. BUSY status will be influenced by the baud rate of the UART, the slower the UART transmission the longer time before BUSY is properly set.

Workaround

Delay for the length of a bit transmission before checking the BUSY status. Alternatively, checking for UART.STAT.BUSY == 0x0, then UART.STAT.BUSY == 0x1, is another workaround to make a dynamic delay independent of baud rate or other ISRs.

UART ERR 11

UART Module

Category

Functional

Function

UART Receive timeout starts counting earlier than expected during the STOP bit transaction

Description

During the STOP bit transaction the Receive timeout will start counting in the middle of the STOP bit transaction, which can cause an unintended RTOUT interrupt if the RXTOSEL setting is too small. For example, if the baud rate was 1Mbps, and RXTOSEL was set to 1, the expected RTOUT should happen 1us after the STOP bit transaction, instead the RTOUT interrupt is getting set at 0.5 us.

Workaround

The UART.IFLS.RXTOSEL register selects the bit time before the Receive Time out (RTOUT) interrupt will fire. The RXTOSEL value needs to be greater than 1 in order to prevent an early interrupt. The receive timeout time can be calculated as: Receive timeout = (RXTOSEL - 0.5) / Baud Rate

6 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from March 31, 2025 to November 30, 2025 (from Revision B (March 2025) to	
R	evision C (November 2025))	Page
•	ADC_ERR_05 Workaround was updated	4
•	ADC_ERR_05 Description was updated	4
•	CPU_ERR_01 Function was updated	4
	CPU ERR 01 Description was updated	
•	CPU ERR 01 Workaround was updated	4
•	CPU_ERR_02 Function was updated	4
	CPU ERR 02 Workaround was updated	
	CPU ERR 03 Category was updated	
	CPU ERR 03 Module was updated	

www.ti.com Revision History

•	CPU_ERR_03 Function was updated	5	5
•	CPU ERR 03 Description was updated	E	5
•	CPU ERR 03 Workaround was updated	5	5
•	FLASH_ERR_05 Category was updated	6	3
•	FLASH ERR 05 Module was updated	6	3
•	FLASH_ERR_05 Function was updated	6	3
•	FLASH_ERR_05 Description was updated	6	3
•	FLASH ERR 05 Workaround was updated		
•	FLASH ERR 08 Category was updated	6	3
•	FLASH ERR 08 Module was updated	6	3
•	FLASH ERR 08 Function was updated	6	3
•	FLASH ERR 08 Description was updated		
•	FLASH_ERR_08 Workaround was updated		
•	GPIO ERR 03 Module was updated		
•	GPIO ERR 03 Function was updated		
•	GPIO_ERR_03 Description was updated		
•	GPIO ERR 03 Workaround was updated		
•	GPIO_ERR_03 Category was updated		
•	GPIO ERR 04 Module was updated		
	GPIO_ERR_04 Category was updated		
•	GPIO ERR 04 Function was updated.		
•	GPIO_ERR_04 Workaround was updated		
	GPIO_ERR_04 Description was updated		
	Description and Workaround was updated		
•	I2C_ERR_05 Description was updated		
•	I2C_ERR_07 Description was updated		
•	I2C ERR 07 Workaround was updated		
•	I2C ERR 08 Workaround was updated		
	I2C_ERR_08 Description was updated		
•	I2C_ERR_09 Description was updated		
	I2C ERR 09 Workaround was updated		
•	I2C_ERR_10 Description was updated		
•	I2C_ERR_10 Workaround was updated		
•	I2C ERR 13 Category was updated		
	I2C ERR 13 Module was updated		
•	I2C_ERR_13 Function was updated		
	I2C ERR 13 Workaround was updated		
•	I2C_ERR_13 Description was updated		
•	SPI_ERR_03 Function was updated		
	SPI_ERR_03 Description was updated		
	SPI_ERR_03 Workaround was updated		
•	SPI_ERR_05 Description was updated		
•	SPI_ERR_05 Workaround was updated		
•	SPI ERR 07 Description was updated		
•	SPI_ERR_07 Workaround was updated		
•	SYSOSC_ERR_02 Description was updated		
•	SYSOSC_ERR_02 Workaround was updated		
•	TIMER_ERR_04 Description was updated		
•	TIMER_ERR_04 Workaround was updated		
•	TIMER_ERR_07 Category was updated		
•	TIMER_ERR_07 Module was updated		
•	TIMER_ERR_07 Description was updated		
•	TIMER ERR 07 Workaround was updated		
•	TIMER ERR 07 Function was updated		
	UART FRR 09 Description was undated	17	

	INSTRUMENT
evision History	 www.ti.co

	UART_ERR_09 Workaround was updated	17
	UART_ERR_10 Category was updated	
•	UART_ERR_10 Module was updated	
•	UART_ERR_10 Function was updated	
•	UART_ERR_10 Description was updated	
•	UART_ERR_10 Workaround was updated	
•	UART_ERR_11 Category was updated	
•	UART_ERR_11 Module was updated	
	UART_ERR_11 Function was updated	
•	UART_ERR_11 Description was updated	18
•	UART_ERR_11 Workaround was updated	
_	changes from Revision A (May 2024) to Revision B (March 2025)	Page
_	Changes from Revision A (May 2024) to Revision B (March 2025) Updated Device Revision, Updated ADC_ERR_06, Added ADC_ERR_03, ADC_ERR_05, ADC_ERR_CPU_ERR_01, CPU_ERR_02, I2C_ERR_05, PMCU_ERR_06, PMCU_ERR_07, PMCU_ERR_13, SPI_ERR_03, SPI_ERR_04, SPI_ERR_05, SPI_ERR_06, SPI_ERR_07, SYSOSC_ERR_02, TIMER_ERR_01, TIMER_ERR_04, TIMER_ERR_06, UART_ERR_01, UART_ERR_02, UART_ERR_UART_ERR_05, UART_ERR_06, UART_ERR_08,	_09,
•	Updated Device Revision, Updated ADC_ERR_06, Added ADC_ERR_03, ADC_ERR_05, ADC_ERR_CPU_ERR_01, CPU_ERR_02, I2C_ERR_05, PMCU_ERR_06, PMCU_ERR_07, PMCU_ERR_13, SPI_ERR_03, SPI_ERR_04, SPI_ERR_05, SPI_ERR_06, SPI_ERR_07, SYSOSC_ERR_02, TIMER_ERR_01, TIMER_ERR_04, TIMER_ERR_06, UART_ERR_01, UART_ERR_02, UART_ERR_0	_09,

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025