±12-V voltage sensing circuit with an isolated amplifier and differential input SAR ADC




Alex Smith

ISO224 Input Voltage	ISO Output, ADC Input (V _{OUTP} - V _{OUTN})	Digital Output ADS7945	
+12V	+4V	1999 _H	
-12V	-4V	E666 _H	

Power Supplies and Reference \	ower Supplies and Reference Voltages		
VDD1	VDD2 and AVDD	REF5050 External Ref	
15V	5V	5V	

Design Description

This circuit performs a ± 12 -V isolated voltage sensing measurement utilizing the ISO224 isolated amplifier and the ADS745 SAR ADC. The ISO224 can measure true differential signals of ± 12 V with a fixed gain of $\frac{1}{3}$ V/V and produces an isolated differential output voltage with an output common-mode voltage of VDD2 / 2. The ADS7945 is a fully differential input ADC with a full-scale input voltage of ± 12 V mode and a common-mode input voltage of ± 12 V reference allows the ADS7945 to accept the full-scale and common-mode outputs from the ISO224. Capturing the ISO224 output with a fully differential input ADC doubles the system dynamic range compared to a single-ended conversion. Many high-voltage industrial applications such as *Protection Relays*, *Channel-to-Channel Isolated* ± 10 V *Analog Input Cards*, and *Inverter & Motor Control*. The equations and explanation of component selection in this design can be customized based on system specifications and needs.



Specifications

Specification	Calculated	Simulated	
Transient ADC input settling at 100ksps	305μV	11µV	
Conditioned signal range	±4V ±4V		
Noise (at the input)	1.9mV _{RMS}	1.73mV _{RMS}	
Closed-loop bandwidth	175kHz	185kHz	



Design Notes

- 1. The ADS7945 was selected due to its low power and a compatible analog input structure with the ISO224.
- 2. Verify the systems linear operation for the desired input signal range. This is verified using simulation in the DC Transfer Characteristics selection.
- 3. Select COG capacitors for C_{FILT} to minimize distortion.
- 4. *Understanding and Calibrating the Offset and Gain for ADC Systems* covers methods for error analysis. Review the link for methods to minimize gain, offset, drift, and noise errors.
- 5. The TI Precision Labs ADCs training video series covers methods for selecting the charge bucket circuit R_{FILT} and C_{FILT}. These component values are dependent on the amplifier bandwidth, data converter sampling rate, and data converter design. The values shown here will give good settling and AC performance for the amplifier and data converter in this example. If the design is modified, a different RC filter must be selected. Refer to Introduction to SAR ADC Front-End Component Selection for an explanation of how to select the RC filter for best settling and AC performance.

Component Selection

1. Select an isolated amplifier based on the input voltage range and determine the output common-mode voltage and output voltage range:

ISO224:

- ±12-V single-ended input range
- Fixed gain of ⅓, yielding ±4-V differential output
- Output common-mode voltage of +2.5V
- 4.5-V to 18-V high-side power supply, 4.5-V to 5.5-V low-side power supply
- Input Offset: ±5mV at 25°C, ±42µV/°C maximum
- Gain Error: ±0.3% at 25°C, ±50ppm/°C maximum
- Nonlinearity: ±0.01% max, ±1ppm/°C
- High-input impedance of 1.25MΩ
- 2. Select an ADC with an appropriate common-mode and differential input range to pair with the +2.5-V common-mode and ±4-V differential output of the ISO224:

ADS7945:

- ±5-V maximum analog input range
- Full-scale input span set by ±voltage reference
- Input common-mode range of V_{RFF} / 2 ±0.2V
- 2.7-V to 5.25-V power supply
- High SNR of 84, low power of 11.6mW at 2Msps
- 3. Select a voltage reference that supports the common-mode constraint set by the 2.5-V common-mode output of the ISO224 and the V_{REF} / 2 ±0.2-V common-mode input voltage of the ADS7945. This means that the reference output voltage must be 5V, low noise, and a configurable input voltage is preferred:

REF5050:


- 5-V output
- 5.2-V to 18-V input voltage power supply
- 3µVPP/V noise
- 4. Select R_{1FILT}, R_{2FILT}, and C_{FILT} for settling of the input signal and sample rate of 100ksps:

Refine the R_{FILT} and C_{FILT} Values is a TI Precision Labs video showing the methodology for selecting R_{FILT} and C_{FILT} . The final value of 120 Ω and 510pF proved to settle to well below ½ of a least significant bit (LSB) within the acquisition window.

DC Transfer Characteristics


The following graph shows the simulated output for a ±15-V input. The desired linear range is a ±4-V output for a ±12-V input. This simulation shows that the linear output range is approximately ±4.6V which is well beyond the requirement.

The transfer function shows the ISO224 gain is $\frac{1}{3}$ (that is, Gain · V_{IN} = V_{OUT}, ($\frac{1}{3}$)·(12V) = 4V).




AC Transfer Characteristics

The simulated bandwidth is approximately 186kHz and the gain is -9.57dB (or 0.332V/V) which closely matches the expected gain and bandwidth for the ISO224 (specified fc = 175kHz, gain = 0.333V/V).



Transient ADC Input Settling Simulation

The following simulation shows the transient settling results with an acquisition time of 9.6 μ s. The 11- μ V settling error is well within the 0.5 × LSB limit of 305 μ V. See *Refine the Rfilt and Cfilt Values* for detailed theory on this subject.




Noise Simulation

The following noise calculation looks only at the noise of the ISO224. The ISO224 noise is substantially higher than other noise sources in the circuit, so the total noise can be approximated as the ISO224 noise. The same method can be used for the B grade.

$$\begin{split} E_{nISO224A} &= Gain\left(e_n\right)\sqrt{1.57 \cdot BW} \\ E_{nISO224A} &= \frac{1}{3}\left(4\mu V / \sqrt{Hz}\right)\sqrt{1.57 \cdot 176 kHz} = 0.7 mV_{RMS} \end{split}$$

The simulated noise is greater than the expected calculated noise. This difference is due to noise peaking in the simulation model. The noise peaking is not included in the calculation. Refer to *Calculating the Total Noise for ADC Systems* for detailed theory on this subject.





www.ti.com Trademarks

Design Featured Devices

Device	Key Features	Link	Similar Devices
ISO224	\pm 12-V single-ended input range, Fixed gain of ½, yielding \pm 4-V differential output, output common-mode voltage of +2.5V, 4.5-V to 18-V high-side power supply, 4.5-V to 5.5-V low side power supply, input offset: \pm 5mV at 25°C, \pm 42μV/°C max, gain error: \pm 0.3% at 25°C, \pm 50ppm/°C maximum, nonlinearity: \pm 0.01% maximum, \pm 1ppm/°C, high-input impedance of 1.25MΩ	www.ti.com/product/ISO224	www.ti.com/isoamps
ADS7945	±5 V max analog input range, full-scale input span set by ±voltage reference, input	www.ti.com/product/ADS7945	http://www.ti.com/opamps
	common mode range of V $_{\mbox{\scriptsize REF}}$ / 2 ±0.2V, 2.7-V to 5.25-V power supply, high SNR of		
	84, low power of 11.6mW at 2Msps		
REF5050	3ppm/°C drift, 0.05% initial accuracy, 4μVpp/V noise	www.ti.com/product/REF5050	http://www.ti.com/vref

Design References

See Analog Engineer's Circuit Cookbooks for TI's comprehensive circuit library.

Link to Key Files

See the TINA files for Isolated Design.

Trademarks

All trademarks are the property of their respective owners.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated