











UCD90240

SLVSCW0-FEBRUARY 2015

UCD90240 24-Rail PMBus Power Sequencer and System Manager

Features

- Sequence, Monitor and Margin 24 Voltage Rails with a 9-mm × 9-mm Small Footprint
- Monitor and Respond to User-Defined Faults Including OV, UV, OC, UC, Temperature, Timeout, and GPI-Triggered Faults
- Flexible Sequence-on/off Dependencies, Delay Time, Boolean Logic, and GPIO Configuration to Support Complex Sequencing Applications
- High-accuracy Closed-loop Margining
- Active Trim Function Improves Rail Output Voltage Accuracy
- Advanced Nonvolatile Event Logging to Assist System Debugging
 - Single-Event Fault Log (100 Entries)
 - Peak Value Log
 - Black Box Fault Log to Save Status of all Rails and I/O Pins at the First Fault
- Easily Cascade Up to 4 Power Sequencers and Take Coordinated Fault Responses
- Easy-to-Use Fusion GUIs Eliminate Coding Efforts
 - Online and Offline System Level Design
 - Online Monitoring and Debugging
 - Manufacturing GUI Optimized for Manufacturers
- Programmable Watchdog Timer and System
- Pin-Selected Rail State
- PMBus 1.2 Compliant

Applications

- Industrial and ATE
- Telecom and Networking Equipment
- Servers and Storage Systems
- Systems Requiring Sequencing and Monitoring of Multiple Power Rails

3 Description

The UCD90240 is a 24-rail PMBus addressable power sequencer and system manager in a compact 9-mm × 9-mm BGA package.

The device provides 24 analog monitor (MON) pins to monitor power-supply voltage, current, or temperature with two 12-bit ADC engines, 24 dedicated enable (EN) pins to control power rail on/off, 24 dedicated margin pins for closed-loop margining, 12 Logic GPO (LGPO) pins to support flexible Boolean logic and state machine functions, and 24 GPIO pins which can configured as GPI, GPO, System Reset, cascading fault pins, and Watchdog I/O, and so forth.

The 24 EN pins and the 12 LGPO pins can be configured to be active driven or open-drain outputs.

Nonvolatile Event Logging preserves fault events after power dropout. Black Box Fault Log feature preserves the status of all rails and I/O pins when the first fault occurs.

The cascading feature offers convenient ways to manage up to 96 voltage rails through one SYNC CLK pin connection. The Fault Pin feature coordinates among cascaded devices to take synchronized fault responses.

The Pin-Selected Rail States feature uses up to three GPIs to control up to eight user-defined power states. These states can implement system low-power modes as outlined in the Advanced Configuration and Power Interface (ACPI) specification.

The TI Fusion Digital Power™ designer software is an intuitive PC-based graphical user interface (GUI) that can configure, store, and monitor all system operating parameters.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCD90240	BGA (157)	9.00 mm × 9.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified System Diagram






Table of Contents

1	Features 1	7.2 Functional Block Diagram	
2	Applications 1	7.3 Feature Description	13
3	Description 1	8 Application and Implementation	40
4	Revision History2	8.1 Application Information	40
5	Pin Configuration and Functions	8.2 Typical Application	40
6	Specifications8	9 Power Supply Recommendations	43
•	6.1 Absolute Maximum Ratings 8	10 Layout	43
	6.2 ESD Ratings	10.1 Layout Guidelines	43
	6.3 Recommended Operating Conditions	10.2 Layout Example	43
	6.4 Thermal Information	11 Device and Documentation Support	45
	6.5 Electrical Characteristics9	11.1 Trademarks	45
	6.6 Nonvolatile Memory Characteristics	11.2 Electrostatic Discharge Caution	45
	6.7 I ² C/PMBUS Timing Requirements	11.3 Glossary	45
7	Detailed Description 12	12 Mechanical, Packaging, and Orderable	45
	7.1 Device Overview	Information	45

4 Revision History


DATE	REVISION	NOTES
February 2015	*	Initial release.



SLVSCW0-FEBRUARY 2015 www.ti.com

Pin Configuration and Functions

Pin Map **Top View**



Copyright © 2015, Texas Instruments Incorporated Product Folder Links: UCD90240



Pin Functions

PIN		I/O	DECODIDETION
NAME	NO.	TYPE	DESCRIPTION
ANALOG MONITOR F	PINS		
MON1	E2	I	Analog input monitor pin
MON2	E1	I	Analog input monitor pin
MON3	F2	ı	Analog input monitor pin
MON4	F1	I	Analog input monitor pin
MON5	В3	I	Analog input monitor pin
MON6	А3	I	Analog input monitor pin
MON7	B4	ı	Analog input monitor pin
MON8	A4	I	Analog input monitor pin
MON9	B5	I	Analog input monitor pin
MON10	A5	I	Analog input monitor pin
MON11	В6	I	Analog input monitor pin
MON12	A6	I	Analog input monitor pin
MON13	C1	I	Analog input monitor pin
MON14	C2	1	Analog input monitor pin
MON15	B1	I	Analog input monitor pin
MON16	B2	I	Analog input monitor pin
MON17	G2	ı	Analog input monitor pin
MON18	G1	I	Analog input monitor pin
MON19	H1	I	Analog input monitor pin
MON20	H2	I	Analog input monitor pin
MON21	B7	I	Analog input monitor pin
MON22	A7	I	Analog input monitor pin
MON23	B8	I	Analog input monitor pin
MON24	A8	ı	Analog input monitor pin
ENABLE PINS			
EN1	M9	0	Digital output, rail enable signal
EN2	N9	0	Digital output, rail enable signal
EN3	L10	0	Digital output, rail enable signal
EN4	K10	0	Digital output, rail enable signal
EN5	L9	0	Digital output, rail enable signal
EN6	K9	0	Digital output, rail enable signal
EN7	N8	0	Digital output, rail enable signal
EN8	M8	0	Digital output, rail enable signal
EN9	L8	0	Digital output, rail enable signal
EN10	K8	0	Digital output, rail enable signal
EN11	N7	0	Digital output, rail enable signal
EN12	M7	0	Digital output, rail enable signal
EN13	K7	0	Digital output, rail enable signal
EN14	L7	0	Digital output, rail enable signal
EN15	N4	0	Digital output, rail enable signal
EN16	N3	0	Digital output, rail enable signal
EN17	K3	0	Digital output, rail enable signal
EN18	K4	0	Digital output, rail enable signal
EN19	J4	0	Digital output, rail enable signal
EN20	J2	0	Digital output, rail enable signal

Pin Functions (continued)

NAME NO. TYPE Digital output, rail enable signal	PIN		I/O	
EN22 H4 O Digital output, rail enable signal EN23 H3 O Digital output, rail enable signal EN24 G4 O Digital output, rail enable signal CLOSED-LOP MARGIN PINS Digital output, rail enable signal MARGIN1 J13 O Closed-loop margin PVM output MARGIN2 L5 O Closed-loop margin PVM output MARGIN3 D8 O Closed-loop margin PVM output MARGIN6 L6 O Closed-loop margin PVM output MARGIN7 E4 O Closed-loop margin PVM output MARGIN8 E4 O Closed-loop margin PVM output MARGIN9 N6 O Closed-loop margin PVM output MARGIN9 N6 O Closed-loop margin PVM output MARGIN10 K5 O Closed-loop margin PVM output MARGIN11 M6 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN14 G12 O Closed-loop mar	NAME	NO.		DESCRIPTION
EN23 H3 O Digital output, rail enable signal EN24 G4 O Digital output, rail enable signal CLOSED-LOOP MARGIN PINS MARGIN1 J13 O Closed-loop margin PVM output MARGIN2 L5 O Closed-loop margin PVM output MARGIN3 D8 O Closed-loop margin PVM output MARGIN4 K6 O Closed-loop margin PVM output MARGIN5 D4 O Closed-loop margin PVM output MARGIN6 E4 O Closed-loop margin PVM output MARGIN7 F5 O Closed-loop margin PVM output MARGIN8 N5 O Closed-loop margin PVM output MARGIN9 N6 O Closed-loop margin PVM output MARGIN1 K5 O Closed-loop margin PVM output MARGIN1 M6 O Closed-loop margin PVM output MARGIN11 M6 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN16 A13 O Closed-loop margin PVM output MARGIN16 A13<	EN21	J3	0	Digital output, rail enable signal
EN24	EN22	H4	0	Digital output, rail enable signal
CLOSED-LOOP MARGIN PINS	EN23	НЗ	0	Digital output, rail enable signal
MARGIN1 J13 O Closed-loop margin PWM output MARGIN2 L5 O Closed-loop margin PWM output MARGIN3 L5 O Closed-loop margin PWM output MARGIN4 K6 O Closed-loop margin PWM output MARGIN6 D4 O Closed-loop margin PWM output MARGIN7 F5 O Closed-loop margin PWM output MARGIN8 N5 O Closed-loop margin PWM output MARGIN9 N6 O Closed-loop margin PWM output MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O	EN24	G4	0	Digital output, rail enable signal
MARGIN2 L5 O Closed-loop margin PWM output MARGIN3 D8 O Closed-loop margin PWM output MARGINS D4 O Closed-loop margin PWM output MARGINS D4 O Closed-loop margin PWM output MARGINS E4 O Closed-loop margin PWM output MARGIN7 F5 O Closed-loop margin PWM output MARGIN8 N5 O Closed-loop margin PWM output MARGIN9 N8 O Closed-loop margin PWM output MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN18 C13 O	CLOSED-LOOP MARG	N PINS		
MARGIN3 D8 O Closed-loop margin PWM output MARGIN4 K6 O Closed-loop margin PWM output MARGIN5 D4 O Closed-loop margin PWM output MARGIN7 F5 O Closed-loop margin PWM output MARGIN8 N5 O Closed-loop margin PWM output MARGIN9 N6 O Closed-loop margin PWM output MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN20 E13 O	MARGIN1	J13	0	Closed-loop margin PWM output
MARGIN4 K6 O Closed-loop margin PVM output MARGIN5 D4 O Closed-loop margin PVM output MARGIN5 E4 O Closed-loop margin PVM output MARGIN7 F5 O Closed-loop margin PVM output MARGIN8 N5 O Closed-loop margin PVM output MARGIN9 N6 O Closed-loop margin PVM output MARGIN10 K5 O Closed-loop margin PVM output MARGIN11 M6 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN14 C12 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN16 B13 O Closed-loop margin PVM output MARGIN17 D12 O Closed-loop margin PVM output MARGIN18 C13 O Closed-loop margin PVM output MARGIN20 E13 O Closed-loop margin PVM output MARGIN21 M13 O	MARGIN2	L5	0	Closed-loop margin PWM output
MARGINS D4 O Closed-loop margin PVM output MARGIN6 E4 O Closed-loop margin PVM output MARGIN7 F5 O Closed-loop margin PVM output MARGIN8 N5 O Closed-loop margin PVM output MARGIN9 N6 O Closed-loop margin PVM output MARGIN10 K5 O Closed-loop margin PVM output MARGIN11 M6 O Closed-loop margin PVM output MARGIN12 L6 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN14 C12 O Closed-loop margin PVM output MARGIN15 A13 O Closed-loop margin PVM output MARGIN16 B13 O Closed-loop margin PVM output MARGIN17 D12 O Closed-loop margin PVM output MARGIN18 C13 O Closed-loop margin PVM output MARGIN20 E13 O Closed-loop margin PVM output MARGIN21 M13 O	MARGIN3	D8	0	Closed-loop margin PWM output
MARGIN6 E4 O Closed-loop margin PVM output MARGIN7 F5 O Closed-loop margin PVM output MARGIN8 N5 O Closed-loop margin PVM output MARGIN9 N6 O Closed-loop margin PVM output MARGIN10 K5 O Closed-loop margin PVM output MARGIN11 M6 O Closed-loop margin PVM output MARGIN12 L6 O Closed-loop margin PVM output MARGIN13 D11 O Closed-loop margin PVM output MARGIN14 C12 O Closed-loop margin PVM output MARGIN15 A13 O Closed-loop margin PVM output MARGIN16 B13 O Closed-loop margin PVM output MARGIN17 D12 O Closed-loop margin PVM output MARGIN18 C13 O Closed-loop margin PVM output MARGIN20 E13 O Closed-loop margin PVM output MARGIN21 M13 O Closed-loop margin PVM output MARGIN23 M6 O	MARGIN4	K6	0	Closed-loop margin PWM output
MARGIN7 F5 O Closed-loop margin PWM output MARGIN8 N5 O Closed-loop margin PWM output MARGIN9 N6 O Closed-loop margin PWM output MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O	MARGIN5	D4	0	Closed-loop margin PWM output
MARGIN8 N5 O Closed-loop margin PWM output MARGIN9 N6 O Closed-loop margin PWM output MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN23 M5 O	MARGIN6	E4	0	Closed-loop margin PWM output
MARGIN9 N6 O Closed-loop margin PWM output MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O<	MARGIN7	F5	0	Closed-loop margin PWM output
MARGIN10 K5 O Closed-loop margin PWM output MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN25 L12	MARGIN8	N5	0	Closed-loop margin PWM output
MARGIN11 M6 O Closed-loop margin PWM output MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN24 J12 <th< td=""><td>MARGIN9</td><td>N6</td><td>0</td><td>Closed-loop margin PWM output</td></th<>	MARGIN9	N6	0	Closed-loop margin PWM output
MARGIN12 L6 O Closed-loop margin PWM output MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MAPOINT J12 O Closed-loop margin PWM output MARGIN24 J12 <td< td=""><td>MARGIN10</td><td>K5</td><td>0</td><td>Closed-loop margin PWM output</td></td<>	MARGIN10	K5	0	Closed-loop margin PWM output
MARGIN13 D11 O Closed-loop margin PWM output MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO	MARGIN11	M6	0	Closed-loop margin PWM output
MARGIN14 C12 O Closed-loop margin PWM output MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPI Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command	MARGIN12	L6	0	Closed-loop margin PWM output
MARGIN15 A13 O Closed-loop margin PWM output MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN25 M5 O Closed-loop margin PWM output MARGIN26 M6 O Closed-loop margin PWM output MARGIN27 M7 O Closed-loop margin PWM output MARGIN28 M5 O Closed-loop margin PWM output MARGIN29 M6 O Closed-loop margin PWM output MARGIN29 M7 O Closed-loop margin PWM output MARGIN29 M8 M5 O Closed-loop margin PWM output MARGIN29 M7 O Closed-loop margin PWM output MARGIN29 M8 M5 O Closed-loop margin PWM output MARGIN29 M8 M6 O Closed-loop margin PWM output MARGIN29 M8 M6 O Closed-loop margin PWM output MARGIN29 M8 M8 O Closed-loop margin PWM output MARGIN29 M8 M8 O Closed-loop margin PWM output MARGIN20 M8 M8 O Closed-loop margin PWM output M8 M8 M8 M8 O Closed-loop margin PWM output M8 M8 M8 M8 O Closed-loop margin PWM output M8 M	MARGIN13	D11	0	Closed-loop margin PWM output
MARGIN16 B13 O Closed-loop margin PWM output MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN28 M5 O Closed-loop margin PWM output MARGIN29 J12 O Closed-loop margin PWM output MARGIN20 J12 O Closed-loop margin PWM output MARGIN20 J12 O Closed-loop margin PWM output MARGIN21 J12 O Closed-loop margin PWM output MARGIN22 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / W	MARGIN14	C12	0	Closed-loop margin PWM output
MARGIN17 D12 O Closed-loop margin PWM output MARGIN18 C13 O Closed-loop margin PWM output MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	MARGIN15	A13	0	Closed-loop margin PWM output
MARGIN18 C13 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN25 M5 O Closed-loop margin PWM output MARGIN26 J12 O Closed-loop margin PWM output MARGIN27 M5 O Closed-loop margin PWM output MARGIN28 M5 O Closed-loop margin PWM output MARGIN29 J12 O Closed-loop margin PWM output MARGIN29 J12 O Closed-loop margin PWM output MARGIN29 M5 M5 O Closed-loop margin PWM output MARGIN29 M5	MARGIN16	B13	0	Closed-loop margin PWM output
MARGIN19 E12 O Closed-loop margin PWM output MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 <t< td=""><td>MARGIN17</td><td>D12</td><td>0</td><td>Closed-loop margin PWM output</td></t<>	MARGIN17	D12	0	Closed-loop margin PWM output
MARGIN20 E13 O Closed-loop margin PWM output MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	MARGIN18	C13	0	Closed-loop margin PWM output
MARGIN21 M13 O Closed-loop margin PWM output MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	MARGIN19	E12	0	Closed-loop margin PWM output
MARGIN22 L12 O Closed-loop margin PWM output MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	MARGIN20	E13	0	Closed-loop margin PWM output
MARGIN23 M5 O Closed-loop margin PWM output MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	MARGIN21	M13	0	Closed-loop margin PWM output
MARGIN24 J12 O Closed-loop margin PWM output GPIO and CASCADING PINS GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15	MARGIN22	L12	0	Closed-loop margin PWM output
GPIO and CASCADING PINS GPIO L4	MARGIN23	M5	0	Closed-loop margin PWM output
GPIO1 L4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 GPI	MARGIN24	J12	0	Closed-loop margin PWM output
GPIO2 N1 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO and CASCADING	PINS		
GPIO3 M4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO1	L4	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO4 N2 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO2	N1	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO5 F4 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO3	M4	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO6 F3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO4	N2	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO7 G3 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO5	F4	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO8 D10 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO6	F3	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO9 L11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO7	G3	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO8	D10	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO10 N12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO9	L11	I/O	
GPIO11 N11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading				
GPIO12 M11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading	GPIO11	N11	I/O	
GPIO13 F13 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading			I/O	
GPIO14 F12 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading				
GPIO15 G11 I/O GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading				
				GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading



Pin Functions (continued)

PIN		I/O	1 III I unctions (continued)
NAME	NO.	TYPE	DESCRIPTION
GPIO17	H13	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO18	H12	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO19	H11	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO20	L13	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO21	B11	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO22	B12	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO23	C11	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
GPIO24	A12	I/O	GPI / Command GPO / WDI / WDO / System Reset / Fault Pin for multiple chip cascading
SYNC_CLK	K2	I/O	Synchronization clock I/O for multiple chip cascading
Logic GPO PINS			3
LGPO1	C9	0	Logic GPO
LGPO2	В9	0	Logic GPO
LGPO3	A9	0	Logic GPO
LGPO4	C8	0	Logic GPO
LGPO5	D5	0	Logic GPO
LGPO6	C5	0	Logic GPO
LGPO7	C6	0	Logic GPO
LGPO8	C4	0	Logic GPO
LGPO9	L3	0	Logic GPO
LGPO10	M1	0	Logic GPO
LGPO11	M2	0	Logic GPO
LGPO12	МЗ	0	Logic GPO
PMBus COMM INTERF	ACE		
PMBUS_CLK	E10	I	PMBus clock (must pull up to V33D)
PMBUS_DATA	D13	I/O	PMBus data (must pull up to V33D)
PMBALERT#	F11	0	PMBus alert, active-low, open-drain output (must pull up to V33D)
PMBUS_CNTRL	E11	I	PMBus control pin
PMBUS_ADDR0	L2	I	PMBus digital address input. Bit 0.
PMBUS_ADDR1	L1	I	PMBus digital address input. Bit 1.
PMBUS_ADDR2	K1	I	PMBus digital address input. Bit 2.
JTAG			
JTAG_TMS	A10	I	Test mode select with internal pullup
JTAG_TCK	C10	I	Test clock with internal pullup
JTAG_TDO	A11	I/O	Test data out with internal pullup
JTAG_TDI	B10	I/O	Test data in with internal pullup
INPUT POWER, GROU	ND, AND	EXTERN	AL REFERENCE PINS
RESET	G10	I	Active-low device reset input. Pull up to V33D.
V33A	D3	I	Analog 3.3-V supply. It should be decoupled from V33D to minimize the electrical noise contained on V33D from affecting the analog functions.
V33D	D7 E6 E8 E9 F10 J7 J9 J10	I	Digital 3.3-V supply for I/O and some logic.



Pin Functions (continued)

PIN		1/0	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
ВРСар	D6 J1 J6 K13	I	Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The BPCap pins should only be connected to each other and an external capacitor as specified in On-Chip Low Drop-Out (LDO) Regulator Characteristics section.
AVSS	C3 E3	I	Analog ground. These are separated from DVSS to minimize the electrical noise contained on V33D from affecting the analog functions.
DVSS	A1 C7 D9 E5 F9 H5 H9 J5 J8	I	Ground reference for logic and I/O pins.
VREFA+	D2	I	(Optional) Positive node of external reference voltage
VREFA-	D1	1	(Optional) Negative node of external reference voltage
UNUSED PINS	,		
UNUSED-NC	A2 G13 M12 N10		Do not connect. Leave floating/isolated.
UNUSED-DVSS	G12 K11 M10 N13		Tie to DVSS.
UNUSED-V33D	K12		Tie to V33D.

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Voltage applied at V33D to DVSS	0	4	V
Voltage applied at V33A to AVSS	0	4	V
Input voltage on all I/O pins except PMBUS_CNTRL, PMBALERT#, MARGIN19 and MARGIN20, regardless of whether the device is powered (2)(3)	-0.3	5.5	V
Input voltage on PMBUS_CNTRL, PMBALERT#, MARGIN19 and MARGIN20	-0.3	V33D+0.3	V
Maximum current per output pin	_	25	mA
Maximum junction temperature	-	150	°C
Unpowered storage temperature, T _{stq}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Applies to static and dynamic signals including overshoot.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	V33D supply voltage	3.15	3.3	3.63	V
	V33A supply voltage ⁽¹⁾	2.97	3.3	3.63	V
T _A	Ambient operating temperature range	-40	-	+85	°C
T _C	Case operating temperature range	-40	_	+90	°C
T_{J}	Junction operating temperature range	-40	-	+93	°C

⁽¹⁾ V33A and V33D should connect to the same supply. Otherwise, V33A must be powered before V33D if sourced from different supplies. There is no restriction on order for powering off.

⁽³⁾ All I/O pins except PMBUS_CNTRL, PMBALERT#, MARGIN19 and MARGIN20 are tolerant to 5-V digital inputs without creating reliability issues, as long as the supply voltage, V33D, is present. There are limitations to how long a 5-V input can be present on any given I/O pin if V33D is not present. Not meeting these conditions will affect reliability of the device and affect the I/O pin characteristics specifications.

⁽a) If the voltage applied to an I/O pin is in the high voltage range (5V ± 10%) while V33D is not present, such condition should be allowed for a maximum of 10,000 hours at 27°C or 5,000 hours at 85°C, over the lifetime of the device.

⁽b) If the voltage applied to an I/O pin is in the normal voltage range (3.3V ± 10%) while V33D is not present or if the voltage applied is in the high voltage range (5V ± 10%) while V33D is present, there are no constraints on the lifetime of the device.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		UCD90240		
	THERMAL METRIC ⁽¹⁾	BGA	UNIT	
		157 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.6		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.8		
$R_{\theta JB}$	Junction-to-board thermal resistance	18.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.3	C/VV	
ΨЈВ	Junction-to-board characterization parameter	20.3		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance			
TJ	Junction temperature formula	$T_{C} + (P \times \Psi_{JT})$ $T_{PCB} + (P \times \Psi_{JB})^{(2)}$ $T_{A} + (P \times \Theta_{JA})^{(3)}$ $T_{B} + (P \times \Theta_{JB})^{(4)(5)}$	°C	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) T_{PCB} is the temperature of the board acquired by following the steps listed in the EAI/JESD 51-8 standard summarized in the Semiconductor and IC Package Thermal Metrics Application Report (literature number SPRA953).
- (3) Because Θ_{JA} is highly variable and based on factors such as board design, chip/pad size, altitude, and external ambient temperature, it is recommended that equations containing Ψ_{JT} and Ψ_{JB} be used for best results.
- (4) T_B is temperature of the board.
- (5) Θ_{JB} is not a pure reflection of the internal resistance of the package because it includes the resistance of the testing board and environment. It is recommended that equations containing Ψ_{JT} and Ψ_{JB} be used for best results.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
SUPPLY	CURRENT									
I _{V33}	Supply current	V33D = V33A = 3.3V	_	31.4	54.9	mA				
ON-CHIP LOW DROP-OUT (LDO) REGULATOR										
C _{LDO}	External filter capacitor s	size for internal power supply ⁽¹⁾	2.5	-	4.0	μF				
ESR	Filter capacitor equivaler	nt series resistance	10	-	100	mΩ				
ESL	Filter capacitor equivaler	nt series inductance	_	-	0.5	nΗ				
V_{LDO}	LDO output voltage		1.08	1.2	1.32	V				
I _{INRUSH}	Inrush current		50	-	250	mA				
ANALOG	-TO-DIGITAL CONVERTE	R (ADC) ⁽²⁾								
V33A	ADC supply voltage		2.97	3.3	3.63	V				
AVSS	ADC ground voltage		_	0	-	V				
C _{V33A}	Voltage reference decou	pling capacitance between V33A and AVSS	_	1.0/0.01 (3)	-					
V _{REFA+}	Positive external voltage	reference on VREFA+ pin	2.4	-	3	V				
V_{REFA-}	Negative external voltag	e reference on VREFA- pin	AVSS	AVSS	0.3	V				
C _{REF}	Voltage reference decou VREFA- (if using extern	pling capacitance between VREFA+ and al reference)	_	1.0/0.01 (3)	-	μF				
V	Analog input range, inter	rnal reference (4)	0	-	V33A	V				
V _{ADCIN}	Analog input range, exte	rnal reference ⁽⁵⁾	VREFA-		VREFA+	V				
IL	ADC input leakage curre	ent	_	-	2.0	μΑ				
R _{ADC}	ADC equivalent input res	sistance			2.5	kΩ				
C _{ADC}	ADC equivalent input ca	pacitance			10	pF				
F _{CONV}	ADC conversion rate (or	n each ADC channel) (2)		1		MSPS				
N	ADC resolution			12		bits				

- (1) The capacitor should be connected as close as possible to pin D6.
- (2) Total of two ADC channels run independently during normal operation.
- (3) Two capacitors in parallel
- (4) Internal reference is connected directly between V33A and AVSS.
- (5) External reference noise level must bé under 12bit (-74 dB) of Full Scale input, over input bandwidth, measured at VREFA+ VREFA+.

TEXAS INSTRUMENTS

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
reference ⁽⁶⁾		ver full input range when using internal		±10	±30	LSB
E _T	Total unadjusted error, or reference (6)	ver full input range when using external		±2.5	±4.0	LOD
DIGITAL IN	IPUTS AND OUTPUTS (PIO, LOGIC GPO, EN, AND MARGIN PINS)				
V _{IH}	I/O high-level input volta	ge ⁽⁷⁾	0.65×V33D	_	5.5V	V
V _{IL}	I/O low-level input voltag	е	0	-	0.35×V3 3D	V
V _{HYS}	I/O input hysteresis		0.2	_	-	V
V _{OH}	I/O high-level output volt	age	2.4	-	-	V
V _{OL}	I/O low-level output volta	ge	_	-	0.4	V
I _{OH}	High-level source curren	t, $V_{OH} = 2.4V^{(8)}$	4.0	_	_	mA
I _{OL}	Low-level sink current, V	$O_{OL} = 0.4V^{(8)}$	4.0	_	_	mA
RESET AN	D BROWNOUT					
V33DSlew	Minimum V33D slew rate	e between 2.8V and 3.2V	0.1	-	-	V/ms
V _{RESET}	Supply voltage at which	device comes out of reset	2.85	3.00	3.15	V
V_{BOR}	Supply voltage at which	device enters brownout	2.93	3.02	3.11	V
V _{SHDN}	Supply voltage at which	device shuts down	2.70	2.78	2.87	V
t _{RESET}	Minimum low-pulse width	n needed at RESET pin	_	250	-	ns
t _{IRT}	Internal Reset Time ⁽⁹⁾			9	11.5	ms

⁽⁶⁾ Total Unadjusted Error is the maximum error at any one code versus the ideal ADC curve. It includes offset error, gain error and INL at any given ADC code.

- (7) PMBUS_CNTRL, PMBALERT#, MARGIN19 and MARGIN20 pins have V33D+0.3V as maximum input voltage rating.
- (8) I_O specifications reflect the maximum current where the corresponding output voltage meets the V_{OH}/V_{OL} thresholds.
- (9) If power-loss or brown-out event occurs during an EEPROM program or erase operation, and EEPROM needs to be repaired (which is a rare case), the Internal Reset Time may be longer.

6.6 Nonvolatile Memory Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	MIN	TYP	MAX	UNIT
CONFIGU	RATION FLASH MEMORY				
PE _{CYC}	Number of program/erase cycles before failure	100 000	-	_	Cycles
T _{RET}	Data retention, -40°C to +85°C	20	-	-	Years
FAULT A	ND EVENT LOGGING EEPROM			·	
EPE _{CYC}	Number of mass program/erase cycles of a single word before failure	500 000	-	_	Cycles
ET _{RET}	Data retention, -40°C to +85°C	20	-	-	Years



6.7 I²C/PMBUS Timing Requirements

		PARAMETER	MIN	TYP	MAX	UNIT
11	t _(HD:STA)	Start condition hold time	450	-	-	ns
12	t _(LOW)	Clock Low period ⁽¹⁾	450	-	-	ns
13	t _r	Clock/Data rise time (2)	_	_	See (2)	ns
14	t _(HD:DAT)	Data hold time	_	25	-	ns
15	t _f	Clock/Data fall time (3)	_	112.5	125	ns
16	t _(HIGH)	Clock High time	300	-	-	ns
17	t _(SU:DAT)	Data setup time	225	-	-	ns
18	t _(SU:STA)	Start condition setup time (Repeated start only)	450	_	-	ns
19	t _(SU:STO)	Stop condition setup time	300	-	-	ns
I10	t _(DV)	Data Valid	_	25	-	ns

- (1) PMBus host must support clock stretching per PMBus Power System Management Protocol Specification Part I General Requirements, Transport And Electrical Interface, Revision 1.2, Section 5.2.6.
- (2) Because I2CSCL and I2CSDA operate as open-drain-type signals, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pullup resistor values.
- (3) Specified at a nominal 50 pF load.



TEXAS INSTRUMENTS

7 Detailed Description

7.1 Device Overview

Electronic systems that include CPU, DSP, microcontroller, FPGA, ASIC, etc. can have multiple voltage rails and require certain power on/off sequences in order to function correctly. The UCD90240 can control up to 24 voltage rails and ensure correct power sequences during normal condition and fault conditions.

In addition to sequencing, UCD90240 can continuously monitor rail voltages, currents, temperatures, fault conditions, and report the system health information to upper computers through PMBus, improving systems' long term reliability.

Also, UCD90240 can protect electronic systems by responding to power system faults. The fault responses are conveniently configured by users through Fusion GUI. Fault events are stored in on-chip nonvolatile flash memory in order to assist failure analysis. A Black Box Fault Log feature stores comprehensive system statuses at the moment when the first fault occurs. With this feature, failure analysis can be more effective.


System reliability can be improved through four-corner testing during system verification. During four-corner testing, each voltage rail is required to operate at the minimum and maximum output voltages, commonly known as margining. UCD90240 can perform accurate closed-loop margining for up to 24 voltage rails. During normal operation, UCD90240 can also actively trim DC output voltages using the same margining circuitry. This feature allows tuning rail voltages to an optimal level.

UCD90240 supports both PMBus- and pin-based control environments. UCD90240 functions as a PMBus slave. It can communicate with upper computers with PMBus commands, and control voltage rails accordingly. In addition to rail enable (EN) pins, up to 24 GPIO pins can be configured as GPOs and directly controlled by PMBus commands. Also, UCD90240 can be controlled by up to 24 GPIO configured GPI pins. The GPIs can be used as fault inputs which can shut down rails. The GPIs can be also used as Boolean logic input to control the 12 Logic GPO outputs. Each of the 12 dedicated Logic GPO pins has a flexible Boolean logic builder. Input signals of the Boolean logic builder can include GPIs, other GPOs, and selectable system flags such as POWER_GOOD, faults, warnings, etc. A simple state machine is also available for each Logic GPO pin.

UCD90240 provides additional features such as cascading, pin-selected states, system watchdog, system reset, runtime clock, peak value log, reset counter, and so on. Cascading feature offers convenient ways to cascade up to four UCD90240 devices and manage up to 96 voltage rails via one Sync Clock pin connection. Pin-selected states feature allows users to define up to 8 rail states. These states can implement system low-power modes as set out in the Advanced Configuration and Power Interface (ACPI) specification. Other UCD90240 features will be introduced in the following sections of this data sheet.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 TI Fusion GUI

The Texas Instruments Fusion Digital Power Designer is provided for device configuration. This PC-based graphical user interface (GUI) offers an intuitive I2C/PMBus interface to the device. It allows the design engineer to configure the system operating parameters for the application without directly using PMBus commands, store the configuration to on-chip nonvolatile memory, and observe system status (voltage, current, temperature, faults, etc.). Fusion Digital Power Designer is referenced throughout the data sheet as Fusion GUI and many sections include screenshots. The Fusion GUI can be downloaded from www.ti.com. After the device has been configured, UCD90240 can perform all designed functions independently without Fusion GUI.

7.3.2 PMBUS Interface

The PMBus is a serial interface specifically designed to support power management. It is based on the SMBus interface that is built on the I2C physical specification. The UCD90240 supports revision 1.2 of the PMBus standard. Wherever possible, standard PMBus commands are used to support the function of the device. For unique features of the UCD90240, MFR_SPECIFIC commands are defined to configure or activate those features. These commands are defined in the UCD90xxx Sequencer and System Health Controller PMBUS Command Reference (SLVU352). The most current UCD90xxx PMBus™ Command Reference can be found within the TI Fusion Digital Power Designer software via the Help Menu (Help, Documentation and Help Center, Sequencers tab, Documentation section).

This document makes frequent mention of the PMBus specification. Specifically, this document is *PMBus Power System Management Protocol Specification Part II – Command Language*, Revision 1.2, dated 6 September 2010. The specification is published by the Power Management Bus Implementers Forum and is available from www.pmbus.org.

The UCD90240 is PMBus compliant, in accordance with the *Compliance* section of the PMBus specification. The firmware is also compliant with the SMBus 1.1 specification, including support for the SMBus ALERT function. The hardware can support either 100-kHz or 400-kHz PMBus operation.

SLVSCW0 – FEBRUARY 2015 www.ti.com

TEXAS INSTRUMENTS

Feature Description (continued)

7.3.3 Rail Setup

Power rails are defined under the Pin Assignment tab, as shown in Figure 1. Click corresponding buttons to add or delete a rail. After a rail is added, MON, EN, and MARGIN pins can be assigned to the rail. UCD90240 has 24 MON pins, 24 EN pin, and 24 MARGIN pins, thus can support up to 24 rails.




Figure 1. Fusion GUI Rail Setup Window (Configure ▶ Pin Assignment tab).

7.3.4 Rail Monitoring Configuration

Once rails are set up in the Pin Assignment tab, they are visible under the Vout Config tab, as shown in Figure 2. The initial voltage values are 0.




Figure 2. Rail Selection Window (Configure ▶ Vout Config tab).

Voltage monitoring parameters of the selected rail can be configured under the same Vout Config tab. The configuration window is shown in Figure 3.



Feature Description (continued)




Figure 3. Rail Voltage Configuration Window (Configure ▶ Vout Config tab).

If a MON pin is assigned in Figure 1 to monitor a rail's voltage, a warning/fault event will occur when the monitored rail voltage exceeds the voltage window defined by the Over and Under Warn/Fault thresholds. When a fault is detected, UCD90240 will respond with user-defined actions. More details will be discussed in the FAULT RESPONSES CONFIGURATION section.

Vout Exponent defines the voltage value resolution according to PMBus linear data format. Fusion GUI can automatically select optimal Vout Exponent value to cover the required voltage range with the finest possible resolution. For more information regarding PMBus linear data format, refer to PMBus specification mentioned at the beginning of this section.

On/Off Config defines the turnon and turnoff command of a rail:

- None (Auto enable). Rail always seeks to turn on.
- CONTROL Pin Only. Rail seeks to turn on and turn off according to PMBus CONTROL line.
- OPERATION Only. Rail seeks to turn on and turn off according to PMBus OPERATION command.
- Both CONTROL pin and OPERATION, Rail seeks to turn on when CONTROL pin is asserted, AND PMBus OPERATION command sets the rail to On. Rail seeks to turn off when OPERATION command sets the rail to Off, OR when CONTROL line is deasserted, or both.

After a turn on or turn off command is received, a rail examines a series of conditions before asserting or deasserting its EN pin. Conditions include Rail Sequence On/Off Dependency, GPI Sequence On/Off Dependency, Turn-On/Off Delay, and so on. They will be discussed in the RAIL SEQUENCE CONFIGURATION section.

Fixed percentage voltages setpoint, when checked, configures a rail into AVS mode (Adaptive Voltage Scaling Technology). The VOUT setpoint may be dynamically set by PMBus during operation in order to achieve energy saving. The warn and fault voltage thresholds of the rail will maintain fixed ratios with respect to the VOUT setpoint. Due to the fact that the power supply and UCD90240 may not change Vout setpoint simultaneously or with the same slew rate, UCD90240 will take the following steps to avoid false-triggering warn/fault. If the new VOUT setpoint is higher than the current VOUT setpoint, the OV warn/fault thresholds will be immediately set to

Product Folder Links: UCD90240

Copyright © 2015, Texas Instruments Incorporated

SLVSCW0 – FEBRUARY 2015 www.ti.com

TEXAS INSTRUMENTS

Feature Description (continued)

their respective new levels; other thresholds will initially stay unchanged, and then increase by 20-mV step size every 400 µs until the new levels are reached. If the new VOUT setpoint is lower than the current VOUT setpoint, the UV warn/fault and Power Good On/Off thresholds will be immediately set to their respective new levels; other thresholds will initially stay unchanged, and then decrease by 20-mV step size every 400 µs until the new levels are reached. The thresholds adjustment scheme in AVS mode is summarized in Table 1.

Table 1. Thresholds Adjustment Scheme in AVS Mode

	Immediate Update	Gradual adjustment towards new levels with 20mV step size and 400µs step interval
New VOUT setpoint > Current VOUT setpoint	OV Fault/Warn	UV Fault/Warn, Margin High/Low, Power Good On/Off
New VOUT setpoint < Current VOUT setpoint	UV Fault/Warn, Power Good On/Off	OV Fault/Warn, Margin High/Low

Current and temperature monitoring parameters of the selected rail can be configured under the Fault Responses and Limits tab. First select a rail in the top-right corner of the FUSION GUI, and then edit the current and temperature monitoring parameters as shown in Figure 4.




Figure 4. Current and Temperature Limits Configuration Window (Configure ▶ Fault Responses and Limits tab)

Each rail has a *Power Good* status which is determined by the following rules:

- If rail voltage is monitored by a MON pin, the *Power Good* status is solely determined by *Power Good On/Off* thresholds as shown in Figure 3. A rail is given *Power Good* status if its rail voltage is above the *Power Good On* threshold. Otherwise, the rail is given *Not Power Good* status if the rail voltage is below the *Power Good Off* threshold. The rail remains in the current status if its voltage is neither above *Power Good On* nor below *Power Good Off* thresholds.
- If rail voltage is not monitored by a MON pin, the *Power Good* status is determined by the turnon and turnoff eligibility of the rail. A rail is immediately given *Power Good* status when the rail meets all the turnon conditions set by the user, such as *On/Off Config*, dependencies and delays. Similarly, a rail is immediately given *Not Power Good* status when the rail meets all the turnoff conditions set by the user. The behavior is the same regardless whether a physical EN pin is assigned to the rail.

The *Power Good* status is not affected by any warnings and faults unless the fault response is to turn off the rail. UV fault/warn is ignored when a rail is off. UV fault/warn is also ignored during start up until the rail enters *Power Good* status for the first time. This mechanism avoids false-triggering UV fault/warn when the rail voltage is expected to be below UV thresholds.

A *Graceful Shutdown* feature is enabled by checking the *Configured as VIN Monitor* checkbox. When enabled, the rail is configured to monitor VIN. When VIN drops below *Power Good Off* threshold, all other rails' UV faults/warns will be ignored.

7.3.5 GPI Configuration

UCD90240 has 24 GPIO pins. All of them can be configured as GPI. The GPI configuration window is under the Pin Assignment tab. An example is shown in Figure 5.

GPIs - General Pur	pose Inputs		5 of 24 Assigned	
GPI Name	Pin	Polarity	Special Behavior	Actions
GPI #1	Pin L4 GPIO 01	Active High		<u>Delete</u> <u>Configure</u>
GPI #2	Pin N1 GPIO 02	Active High		<u>Delete</u> <u>Configure</u>
GPI #3	Pin M4 GPIO 03	Active High		<u>Delete</u> <u>Configure</u>
GPI #4	Pin N2 GPIO 04	Active High		<u>Delete</u> <u>Configure</u>
GPI #5	Pin G3 GPIO 05	Active High		<u>Delete</u> <u>Configure</u>
Add GPI				

Figure 5. GPI Configuration Window (Configure ▶ Pin Assignment tab).

The polarity of GPI pins can be configured to be Active High or Active Low. Each GPI can be used as a source of sequence dependency, which will be discussed in the RAIL SEQUENCE CONFIGURATION section. The GPI pins can be also used for cascading function, which will be discussed in CASCADING MULTIPLE DEVICES section. The first defined three GPIs regardless of their main purpose will be used for the Pin Selected States function, which will be discussed in PIN SELECTED STATES section.

In addition to above functions, four special behaviors can be assigned to each GPI pin in the dropdown window shown in Figure 6:

- **GPI Fault** The deassertion of this pin is treated as a fault, which can trigger shut-down actions for any voltage rails. More details are discussed in the *Fault Responses Configuration* section.
- Latched Statuses Clear Source this pin can be used to clear latched-type statuses (_LATCH). More
 details are discussed in GPO Configurationsection.
- Input Source for Margin Enable When this pin is asserted, all rails with margining enabled will be put in a margined state (low or high). No more than one GPI can have this special behavior.
- Input Source for Margin Low/Not-High When this pin is asserted, all margined rails will be set to Margin Low as long as the Margin Enable is asserted. When this pin is deasserted the rails will be set to Margin High as long as the Margin Enable is asserted. No more than one GPI can have this special behavior.






Figure 6. GPI Configuration Dropdown Window (Configure ▶ Pin Assignment tab).

7.3.6 Rail Sequence Configuration

Rail sequences can be configured in the Vout Config tab. First select a rail in the top-right corner of the FUSION GUI, and then edit the rail sequence as shown in Figure 7.

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated






Figure 7. Rail Sequence Configuration Window (Configure ► Vout Config tab).

When a rail receives a turnon or turnoff command as defined in *On/Off Config*, it will check its dependency conditions. When all dependencies are fulfilled, the rail will then wait for a *Turn On/Off Delay* time, and then assert/deassert the EN pin.

A Rail Sequence On Dependency is fulfilled when the rail is in Power Good status. A Rail Sequence Off Dependency is fulfilled when the rail is in Not Power Good status. A GPI Sequence On dependency is fulfilled when the GPI pin is asserted. A GPI Sequence Off dependency is fulfilled when the GPI pin is deasserted.

After the EN pin of a rail is asserted, if the rail voltage does not rise above *Power Good On* threshold within *Max Turn On* time, a *Time On Max* fault will occur. Similarly, after the EN pin of a rail is deasserted, if the rail voltage does not fall below 12.5% nominal Vout within *Max Turn Off* time, a *Time Off Max* warn will occur.

SLVSCW0 – FEBRUARY 2015 www.ti.com



Each rail can have Fault Shutdown Slaves. When a rail is shut down as a result of a fault, its slave rails will also shut down. The delays and dependencies of the slave rails will still be observed during the shutdown process. Fault Shutdown Slaves cannot cascade. In other words, if a rail is shut down as a slave, it will not shut down its own slave rails.

Each rail can set *Sequencing On/Off Timeout* periods. The timeout periods start to count when a rail receives a turnon or turnoff command as defined in *On/Off Config*. When the *Sequencing On/Off Timeout* period elapsed, the rail will execute one of three actions including:

- Wait Indefinitely
- · Enable/Disable Rail
- Re-sequence (Sequencing On only)

Re-sequence is a series of actions that shut down a rail and its Fault Shutdown Slaves, and then re-enable the rails according to sequence-on delay times and dependencies. The Re-sequencing parameters can be configured in the Other Config tab, as shown in Figure 8.




Figure 8. Re-Sequencing Options (Configure ▶ Other Config tab).

Re-sequencing can be repeated for 1~4 times or unlimited times. The *Time Between Re-Sequences* period will start to count when all the relevant rails are given *Not Power Good* statuses. When the time period elapses, a Re-sequence will start. The *Enable Re-Sequence Abort* checkbox, when checked, will abort Re-sequence if any relevant rail triggers a *Max Turn Off* warning. However, the *Max Turn Off* warning will not stop an ongoing Resequence.

When Rail Sequence configurations are completed, simulated sequence timing will be shown in the *Vout Config* tab. It demonstrates the dependencies among the rails. An example is shown in Figure 9. The power-on/off slew rates of the rail in Figure 9 are for demonstration purpose only.

Product Folder Links: UCD90240

Submit Documentation Feedback






Figure 9. Simulated Sequence Timing Window (Configure ► Vout Config Config tab)

7.3.7 Fault Responses Configuration

In the previous sections, various fault/warning thresholds have been configured to monitor voltage, current, temperature, and turnon and turnoff time. When a fault threshold is reached, a fault event will occur. UCD90240 does three actions in response of a fault event: (1) Assert PMBus ALERT# line, (2) Log the fault event into nonvolatile memory (data flash), (3) Execute fault responses defined by users. The Fault Responses can be configured under the Fault Responses and Limits tab. An example configuration window is shown in Figure 10.






Figure 10. Fault Responses Configuration Window (Configure ► Fault Responses and Limits tab).

A programmable glitch filter can be enabled or disabled for each type of fault. If a fault is still present after the glitch filter time is expired, UCD90240 will take one of the three selectable actions:

- · Log the fault and take no further action;
- Shut down the rail immediately:
- Shut down the rail with Turn Off Delay.

After shutting down the rail, UCD90240 will do one of the three selectable actions:

- Do not restart the rail until the fault is cleared;
- Restart the rail; if unsuccessful, retry up to a user-defined times (maximum 14) and then stay off until the fault is cleared;
- Restart the rail; if unsuccessful, retry for an unlimited number of times unless the rail is commanded off by a signal defined in On/Off Config.

After the rail exhausts the restart attempts, Re-sequence can be initiated. Discussion on Re-sequence is in the RAIL SEQUENCE CONFIGURATION section.

Voltage, current, and temperature monitoring are based on results from the 12-bit ADC. All the voltage monitoring ADC channels are monitored every 400 µs for up to 24 channels. Current monitoring ADC channels are monitored at 200 µs per channel. Temperature monitoring ADC channels are monitored at ~4.17ms per channel. The ADC results are compared with the programmed thresholds. The time to respond to an individual event is determined by when the event occurs within the ADC conversion cycle and the configured fault responses (glitch filters, time delays, etc.).

GPI pins can also trigger faults if the GPI Fault Enable checkbox in Figure 6 is checked. The GPI Fault Responses options are the same as the Fault Responses discussed above. An example configuration window is shown in Figure 11.

Submit Documentation Feedback



GPI Fault Responses 1 😩 msec Time between restarts: 0.3 ⊕ msec Max glitch time: Fault Glitch Filter Resequence Restart Response GPI #01 0.3 msec Shut down immediately Restart up to 1 times Edit Yes GPI #02 Disabled N/A Edit No Ignore GPI #03 Disabled No Ignore N/A Edit GPI #04 Disabled No Ignore N/A Edit GPI #05 Disabled No Ignore N/A Edit GPI #06 (Unassigned) Disabled No Ignore N/A Edit GPI #07 (Unassigned) Disabled N/A Edit No Ignore

Figure 11. GPI Fault Responses Configuration Window (Configure ▶ Fault Responses and Limits tab).

7.3.8 GPO Configuration

7.3.8.1 Command Controlled GPO

UCD90240 has 24 GPIO pins, all of which can be configured as Command Controlled GPOs. These GPOs are controlled by PMBus commands (GPIO_SELECT and GPIO_CONFIG) and can be used to control LEDs, enable switches, etc. Details on controlling a GPO using PMBus commands can be found in the *UCD90xxx Sequencer* and System Health Controller PMBUS Command Reference (SLVU352). The configuration window of Command Controlled GPO is under Pin Assignment tab. An example configuration window is shown in Figure 12.




Figure 12. Command Controlled GPO Configuration Window (Configure ▶ Pin Assignments tab).

7.3.8.2 Logic GPO

UCD90240 also has 12 dedicated Logic GPO (LGPO) pins. The configuration window is under Pin Assignment tab, as shown in Figure 13.






Figure 13. Logic GPO Configuration Window (Configure ► Pin Assignments tab).

Each LGPO is controlled by an internal Boolean logic builder. The configuration interface of the Boolean logic builder is shown in Figure 14. As shown, each Boolean logic builder has a top-level logic gate, which can be configured as AND, OR, or NOR gate with optional time delay. The inputs of the top-level logic gate are two AND paths. Each AND path can select a variety of inputs including GPI states, LGPO states, and rail statuses, as shown in Figure 15. The selectable rail statuses are summarized in Table 2. In Table 2, _LATCH type statuses stay asserted until cleared by a MFR PMBus command or by a specially configured GPI pin shown in Figure 6. See the UCD90xxx Sequencer and System Health Controller PMBUS Command Reference (SLVU352) for complete definitions of rail-status types.




Figure 14. Boolean Logic Builder Interface.






Figure 15. AND Path Configuration.

Table 2. Selectable Rail Statuses in Boolean Logic Builder

RAIL-STATUS TYPES							
POWER_GOOD	IOUT_OC_FAULT	TON_MAX_FAULT					
MARGIN_EN	IOUT_OC_WARN	TOFF_MAX_WARN					
MRG_LOW_nHIGH	IOUT_UC_FAULT	TON_MAX_FAULT_LATCH					
VOUT_OV_FAULT	IOUT_OC_FAULT_LATCH	TOFF_MAX_WARN_LATCH					
VOUT_OV_WARN	IOUT_OC_WARN_LATCH	SEQ_ON_TIMEOUT					
VOUT_UV_WARN	IOUT_UC_FAULT_LATCH	SEQ_OFF_TIMEOUT					
VOUT_UV_FAULT	TEMP_OT_FAULT	SEQ_ON_TIMEOUT_LATCH					
VOUT_OV_FAULT_LATCH	TEMP_OT_WARN	SEQ_OFF_TIMEOUT_LATCH					
VOUT_OV_WARN_LATCH	TEMP_OT_FAULT_LATCH	SYSTEM_WATCHDOG_TIMEOUT					
VOUT_UV_WARN_LATCH	TEMP_OT_WARN_LATCH	SYSTEM_WATCHDOG_TIMEOUT_LATCH					
VOUT_UV_FAULT_LATCH							



Each LGPO can be also configured as a simple state machine. The configuration checkbox is in shown in Figure 14. In state machine mode, the top-level logic gate is omitted; only one of the two AND paths will be evaluated; the output of the state machine is the result of the active AND Path. The evaluation initially starts with AND Path #1. If the evaluation result is TRUE, AND Path #1 will stay active until its evaluation result becomes FALSE. When AND Path#1's output becomes FALSE, AND Path #2 will be become active in the next evaluation cycle. AND Path #2 will stay active until its evaluation result becomes TRUE, then AND Path #1 will become active in the next evaluation cycle. An evaluation cycle is triggered when any input signal to the state machine changes state.

GPO1 to GPO8 outputs are internally synchronized to the same clock edge to change states together. GPO9 to GPO12 outputs are internally synchronized and change states together. GPO 1-8 and GPO 9-12 outputs status are updated within a $1\sim3~\mu s$ window.

7.3.9 Margining Configuration

UCD90240 can provide accurate closed-loop margining for up to 24 voltage rails. System reliability can be improved through four-corner testing during system verification. During four-corner testing, the system is operated at the minimum and maximum expected ambient temperature and with each power supply set to the minimum and maximum output voltage, commonly referred to as margining. Margining can be controlled over PMBus using the OPERATION command or by configuring two GPI pins as margin-EN and margin-UP/DOWN inputs. The MARGIN_CONFIG command in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference describes several margining options, including ignoring faults while margining and using closed-loop margining to trim the rail output voltage.

UCD90240 provides 24 PWM output pins for closed-loop margining. A block diagram of margining circuit is shown in Figure 16. An external RC network converts the PWM pulses into a DC margining voltage. The margining voltage is connected to the power supply's feedback node through a resistor. The feedback node voltage is thus slightly pulled up/down by the margining voltage, causing the rail output voltage to change. The rail output voltage is monitored by UCD90240, and the margining PWM duty cycle is adjusted accordingly such that the rail output voltage is regulated at the margin-high/low voltages defined by the user. Effectively, the DC set point of the margined power supply is overwritten by UCD90240's margin control loop. The margin control loop is extremely slow such that it does not interfere with the power supply's control loop.




Figure 16. Block Diagram of Margining Circuit

Margining pins can be configured under the Pin Assignment tab, as shown in Figure 17. When not margining, the margin pin can operate in one of three modes: Tri-State, Active Trim, and Active Duty Cycle. Tri-State mode will set the margin pin to high-impedance. Active Trim mode will continuously trim the DC output voltage. Active Duty Cycle mode will provide a user-defined fixed PWM duty cycle as shown in Figure 17.






Figure 17. Margining Configuration Dropdown Window (Configure ▶ Pin Assignment tab)

7.3.10 Pin Selected Rail States Configuration

UCD90240 allows users to use up to three GPI pins to control up to eight rail states. Each rail state enables and disables certain rails. This feature is useful to implement system low-power modes, such as those compliant with the Advanced Configuration and Power Interface (ACPI) specification. The Pin Selected States function can be configured under the Pin Selected States tab, as shown in Figure 18.

If a new state is presented on the GPI pins, and a rail is commanded to turn on, it will do so according to its sequence-on dependencies and delays. If a rail is commanded to turn off by a new state, it can be configured to immediately turn off (Immediate Off), or to turn off with its sequence-off dependencies and delays (Soft Off). If a rail is commanded to remain in the same on/off state, no action will take place.

The Pin Selected Rail States function is implemented by modifying OPERATION command. Therefore, in order to use this function to control rail states, the related rails must be configured to use OPERATION command in *On/Off Config* (shown in Figure 3).

The Pin Selected States feature always uses the first three configured GPI pins to select system states. When selecting a new system state, state changes on GPI pins must be completed within 1 µs, otherwise an unintended system state may be selected. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for complete configuration settings of Pin Selected States.



GPI 2 GPIO_03 GPI #3	GPI 1 GPIO_02 GPI #2	GPI 0 GPIO_01 GPI #1	State	Enabled	Turn Off Mode	Rail #1	Rail #2	Rail #3	Rail #4	Rail #5	
De-Asserted	De-Asserted	De-Asserted	0	\checkmark	Immediate Off 🗸	Off 🗸	Off 🗸	Off 🗸	Off 🗸	Off 🗸	All On All Off
De-Asserted	De-Asserted	Asserted	1	\checkmark	Soft Off	On 🗸	All On All Off				
De-Asserted	Asserted	De-Asserted	2		Immediate Off 🗸	Off 🗸	Off 🗸	Off 🗸	Off 🗸	Off ∨	All On All Off
De-Asserted	Asserted	Asserted	3		Immediate Off 🗸	On 🗸	On 🗸	On 🗸	On 🗸	On 🗸	All On All Off
Asserted	De-Asserted	De-Asserted	4		Immediate Off ✓	Off 🗸	All On All Off				
Asserted	De-Asserted	Asserted	5		Immediate Off ✓	On 🗸	All On All Off				
Asserted	Asserted	De-Asserted	6		Immediate Off ✓	Off 🗸	Off 🗸	Off 🗸	Off ∨	Off 🗸	All On All Off
Asserted	Asserted	Asserted	7		Immediate Off ✓	On 🗸	All On All Off				

Figure 18. Pin Selected States Configuration Window (Configure ▶ Pin Assignment tab)

7.3.11 Watchdog Timer

UCD90240 provides a watchdog timer (WDT). The WDT can be reset by toggling a watchdog input (WDI) pin. If WDI is not toggled within a programmed period, the WDT will time out. As a result, a watchdog output (WDO) pin will be asserted (or generate a pulse) in order to provide a system-reset signal.

The WDI and WDO pins are GPIO pins and are only optional. The WDI can be replaced by SYSTEM_WATCHDOG_RESET command sent over PMBus. The WDO can be manifested through the Boolean Logic defined GPOs, or its function can be integrated into the System Reset pin configured in the System Reset function (System Reset function will be discussed in the SYSTEM RESET FUNCTION section).

The WDT timer is programmable from 0.001s to 258.048s. See the *UCD90xxx Sequencer and System Health Controller PMBus Command Reference* for details on configuring the watchdog timer.

After a timeout, the WDT can be restarted by toggling the WDI pin or by writing a SYSTEM_WATCHDOG_RESET command over PMBus. A watchdog timing diagram is shown in Figure 19.




Figure 19. Watchdog Timer Operation Timing Diagram

The WDT can be active immediately at power up or has an initial wait time. Table 3 lists the programmable wait times before the WDT operation begins.

Table 3. WDT Initial Wait Time

0 ms
100 ms
200 ms
400 ms
800 ms
1.6 s
3.2 s

Table 3. WDT Initial Wait Time	(continued)
Table of West linear Walt Time	(ooninaaa)

6.4 s
12.8 s
25.6 s
51.2 s
102.4 s
204.8 s
409.6 s
819.2 s
1638.4 s

7.3.12 System Reset Function

System Reset function can generate a programmable *System Reset* signal through a GPIO pin. The *System Reset* signal is deasserted when the selected rail voltages reach their respective Power Good On thresholds and the selected GPIs are asserted, plus a programmable delay time. Available options for the system-reset delay time are summarized in Table 4.

The System Reset signal can be asserted immediately when any of the selected rail voltage falls below Power Good Off threshold, or any selected GPI is deasserted. Alternatively, the System Reset signal can be configured as a pulse once Power Good On is achieved. An example in Figure 20 illustrates the difference of the two configurations. The pulse width can be configured between 0.001 s to 32.256 s. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for pulse width configuration details.




Figure 20. System Reset with and without Pulse Setting (Active Low).

The *System Reset* signal can also integrate watchdog timer. An example is shown in Figure 21. In Figure 21, the first delay on System Reset is for the initial reset release that would enable the CPU once all necessary voltage rails are Power Good. The watchdog is configured with a Start Time and a Reset Time. If these times expire and timeout occurs, it means that the CPU providing the WDI signal is not operating. The *System Reset* signal is then toggled either using a Delay or GPI Tracking Release Delay to see if the CPU recovers.




Figure 21. System Reset with Watchdog

Table 4. System Reset Delay

DELAY
0 ms
1 ms
2 ms
4 ms
8 ms
16 ms
32 ms
64 ms
128 ms
256 ms
512 ms
1.02 s
2.05 s
4.10 s
8.19 s
16.38 s
32.8 s

The default state of the System Reset pin is Assert. When the System Reset function is configured in-circuit via PMBus commands during normal operation, the System Reset pin will briefly assert by default, even if conditions for deassert are present. This is because the firmware requires a finite time to examine the deassert conditions.

7.3.13 Cascading Multiple Devices

Multiple UCD90240 devices can work together and coordinate when faults happen

Up to four GPI pins can be configured as Fault Pins. Each Fault Pin is connected to a Fault Bus. Each Fault Bus is pulled up to 3.3 V by a 10-k Ω resistor. All the UCD90240 devices on the same Fault Bus are informed of the same fault condition. An example of Fault Pin connections is shown in Figure 22.

When there is no fault on a *Fault Bus*, the *Fault Pins* are digital input pins and listen to the *Fault Bus*. When one or multiple UCD90240 devices detect a rail fault, the corresponding *Fault Pin* is turned into active driven low state, pulling down the *Fault Bus* and informing all other UCD90240 devices of the corresponding fault. This way, a coordinated action can be taken across multiple devices. After the fault is cleared, the state of the *Fault Pin* is turned back to an input pin.

Any of the 24 rails can be assigned to one or multiple *Fault Pins*. The configuration window is shown in Figure 23.






Figure 22. Example of Fault Pin Connections




Figure 23. Example Fault Pins Configuration Window (Configure ▶ Fault Pins tab)

SLVSCW0 - FEBRUARY 2015 www.ti.com



A SYNC_CLK pin is used as a single-wire time synchronization method. A Master chip constantly drives a 5kHz clocks to the Slave devices. This offers a precise time base for multiple UCD90240 devices to respond to the same fault event at the same time. The configuration window is shown in Figure 24. If the system only consists of a single UCD90240, it is recommended to configure this pin as master clock output. The SYNC_CLK output can be used as a time base for other purposes if needed.




Figure 24. Sync Clock Configuration (Configure ▶ Other Config tab)

7.3.14 Voltage Monitoring

UCD90240 monitors up to 24 analog inputs including voltages, current, and temperature. FUSION GUI or a PMBus host can poll data from UCD90240. FUSION GUI displays monitored rail voltage, current, and temperature information on its Monitor page. This is especially useful for debugging system-level issues. The Monitor page interface is shown in Figure 25.




Figure 25. Fusion GUI Monitor Page

Submit Documentation Feedback

7.3.15 Status Monitoring

The UCD90240 has status registers for each rail. Faults and warnings are logged into EEPROM memory to assist system troubleshooting. The status registers (Figure 26) and the fault log (Figure 27) can be accessed from Fusion GUI as well as PMBus. See the UCD90xxx Sequencer and System Health Controller PMBus Command Reference (SLVU352) and the PMBus Specification for detailed descriptions of each status register and supported PMBus commands.




Figure 26. Fusion GUI Rail Status Registers (Status ▶ Status Registers tab)

SLVSCW0 - FEBRUARY 2015 www.ti.com






Figure 27. Fusion GUI Logged Faults(Status ▶ Logged Faults tab)

7.3.16 Data and Error Logging to EEPROM Memory

The UCD90240 provides fault log, device reset counter, and peak readings for each rail. To reduce stress on the EEPROM memory, a 30-second timer is started if a measured value exceeds the previously logged value. Only the highest value from the 30-second interval is written from RAM to EEPROM.

Faults are stored in EEPROM memory and are accessible over PMBus. Each logged fault includes the following information:

- Rail number
- Fault type
- · Fault time since previous device reset
- Last measured rail voltage

The total number of device resets is also stored to EEPROM memory. The value can be reset using PMBus.

The runtime clock value is logged into EEPROM when a power down is detected. This allows UCD90240 to preserve the runtime clock value through resets or power cycles.

It is also possible to update and calibrate the UCD90240 internal runtime clock via a PMBus host. For example, a host processor with a real-time clock could periodically update the UCD90240 runtime clock to a value that corresponds to the actual date and time. The host must translate the UCD90240 timer value back into appropriate units, based on the usage scenario chosen. See the REAL_TIME_CLOCK command in the UCD90xxx Sequencer and System Health Controller PMBus Command Reference for more details.

7.3.17 Black Box First Fault Logging

The first fault in a system failure event is usually critical to diagnose the root cause. An innovative Black Box Fault Logging feature is introduced in UCD90240 to accelerate the debugging process. When UCD90240 detects the first fault, all rails' and I/O pins' statuses are saved into a special area of EEPROM that is reserved for this function. The subsequent faults and monitoring statuses will not be saved in the Black Box Fault Log, but they will still be logged into the standard fault log. The Black Box Fault Log must be cleared in order to catch the next fault.




Figure 28. Black Box Fault Logging Window (Status ▶ Blackbox Info tab)

TEXAS INSTRUMENTS

7.3.18 PMBUS Address Selection

Three digital input pins are allocated to decode the PMBus address. At power up, UCD90240 detects the logic inputs of the three address pins to determine the configured PMBus address.

PMBUS_ADDR2	PMBUS_ADDR1	PMBUS_ADDR0	PMBus ADDRESS SELECTED					
L	L	L	17d	00010001b				
L	L	Н	19d	00010011b				
L	Н	L	23d	00010111b				
L	Н	Н	49d	00110001b				
Н	L	L	51d	00110011b				
Н	L	Н	113d	01110001b				
Н	Н	L	115d	01110011b				
Н	Н	Н	119d	01110111b				

Table 5. PMBus Address Configuration

UCD90240 is a PMBus slave but it does not support slave arbitration. Multiple PMBus devices including UCD90240 can work on the same PMBus if all the PMBus addresses meet the following requirement: when perform binary AND operation to any two of the addresses on the bus, the result must always be the lowest address. See UCD90240 application notes for details.

7.3.19 ADC Reference

UCD90240 uses V33A as ADC reference voltage by default. This provides a cost-effective solution. However, internal voltage reference has higher Total Unadjusted Error. Also, voltage variations on V33A will affect ADC readings, such as when the device is powered down. In order to achieve better ADC accuracy, an external voltage reference can be connected to the VREFA+ and VREFA- pins. The external reference voltage should stay in regulation whenever V33D is above V_{BOR} threshold. This allows accurate ADC readings in full V33D operating range.

The external reference voltage level must be configured into the Fusion GUI to give correct ADC readings.




Figure 29. ADC Reference Configuration Window (Configure ▶ Other Config tab)

7.3.20 Device Reset

The UCD90240 has an integrated power-on reset (POR) circuit which monitors the supply voltage. At power up, the POR detects the V33D rise. When V33D is greater than V_{RESET} , the device comes out of reset.

The device can be forced into the reset state by an external circuit connected to the $\overline{\text{RESET}}$ pin. A logic-low voltage on this pin for longer than t_{RESET} sets the device into reset state. The device comes out of reset within t_{IRT} after $\overline{\text{RESET}}$ is released to logic-high level.

Any time the device comes out of reset, it begins an initialization routine that lasts typically 27.5 ms. A data flash checksum verification is performed at power up. If the checksum does not match, the device configuration will be wiped out, the PMBALERT# pin will be asserted, and a flag will be set in the status register. A fault-log checksum verification in EEPROM is also performed at power up. Each log entry has a checksum. Only the corrupted log entry will be discarded. During the initialization routine, all I/O pins are held at high impedance state. At the end of initialization, the device begins normal operation as defined by the device configuration.

7.3.21 Brownout

www.ti.com

UCD90240 triggers brownout event when V33D drops below V_{BOR} . During brownout, the device continues to write fault logs that happened before the brownout event into the EEPROM. As the supply voltage continues to drop, the device will fully shutdown when V33D is below V_{SHDN} . Any fault event that has not been written into the EEPROM before the device shutdown will be lost.

In the scenario where several faults happen immediately before the brownout event, the device requires 500 μ s to write the first fault event into the EEPROM, and additional 4ms to write the Black Box fault log into the EEPROM. Therefore, in order to preserve at least the first fault log, user must provide enough local capacitance to maintain the V33D rail above V_{SHDN} for 500 μ s (or 4.5ms with the Black Box fault log). Longer holdup time allows more fault events to be written into the EEPROM during brownout. Note that the holdup time is affected by V33D rail capacitance, UCD90240's supply current and external circuits that source current from the rail (for example, LEDs, load current on I/O pins, other devices powered by the same rail, and so forth).




Figure 30. Reset and Brownout Thresholds

7.3.22 Device Configuration and Programming

UCD90240 devices come out of factory with the sequencing and monitoring firmware. They are also configured in such a way that all I/O pins are high-impedance, with no sequencing or fault-response operation. User can use Fusion GUI to configure the device on-line or off-line. Once the configuration is completed, user can generate a configuration file, and import the configuration into other UCD90240 devices

Configuration and programming details are described in Configuration Programming of UCD Devices which is available in Documentation & Help Center under Fusion GUI's Help menu. In general, UCD90240 supports two programming methods:

1. PMBus command over PMBus/I²C.

This method uses a PMBus host to program the device. The PMBus host can be either a host microcontroller or *Fusion GUI* tools. Each PMBus command sends a corresponding parameter(s) into the device. The new parameters are stored in its associated memory (RAM) location. After all the parameters are sent into the device, the PMBus host issues a special command, STORE_DEFAULT_ALL, which writes the RAM data into nonvolatile memory (data flash). *Fusion GUI* normally uses this method to configure a device. Note that, if use *Fusion GUI* tools for on-board programming, the *Fusion GUI* tools must have ownership of the target board's PMBus/I²C bus.

2. Data flash image over PMBus/I²C.

The Fusion GUI can export a data flash image in Intel Hex or S-record format. The image file can be directly downloaded into the device's data flash via PMBus/I²C using Fusion GUI tools or a dedicated device programmer. The new configuration will take effect after a device reset.






Figure 31. Fusion GUI Configuration Export Tool.

While programming over PMBus / I^2 C, the UCD90240 must be powered. The PMBus clock and data pins must be accessible and must be pulled high to the same V33D supply that powers the device, with pullup resistors between 1 k Ω and 2 k Ω . Care should be taken to not introduce additional bus capacitance (<100 pF). When use gang programmer to program multiple UCD90240 devices over I^2 C, programming must be done individually: the clock and data lines must be multiplexed such that only one device is written by the programmer at a time; alternatively, the socket must assign different addresses to each device. For small runs, a socketed board with an I^2 C header can be used with the standard *Fusion GUI* or manufacturing GUI. Programming also can be done using a single device test fixture.

Submit Documentation Feedback



There may be situations where it is required to update the device configuration in an operating system. The PMBus command method can be used to update thresholds, timeout periods, dependencies, and so forth, while the system is operating. Because the new configuration is written into RAM, it will take effect immediately. However, pin-function-related configurations (for example, change of rails, change of GPI/GPO functions, and so forth) may not work correctly until a device reset. This may be a problem in an operating system. For example, undesired GPI/GPO/System Reset pin states may disable rails that provide power to the UCD90240, and thus terminate the programming process before it is completed. The data flash image method can overcome this problem by directly writing new configuration into the data flash. This allows a full configuration while the system is operating. It is not required to reset the device immediately but the UCD90240 will continue to operate based on previous configuration until a device reset.

The JTAG port is compatible with IEEE Standard 1149.1-1990, Test-Access Port and Boundary Scan Architecture specification. UCD90240 supports boundary scan. Configuration programming via JTAG is not supported on this device.

7.3.23 Internal Fault Management

The UCD90240 verifies the firmware program checksum at each power up. If the checksum does not match, the device will reset. If the device keeps resetting, the SYNC_CLK pin will output repeated pulses with ~250-ms pulse width that can be observed externally.

The configuration data checksum verification is also performed at power up. If the checksum does not match, the device will wipe out all the configuration data. The PMBALERT# pin is asserted and a flag is set in the status register.

A fault-log checksum verification in EEPROM is also performed at power up. Each log entry has a checksum. The corrupted log entry will be discarded.

There is an internal firmware watchdog timer. If it times out, the device resets so that if the firmware program is corrupted, the device goes back to a known state. This is a normal device reset, so all of the I/O pins are held in high-impedance while the device is in reset. Checks are also done on each parameter that is passed, to make sure it falls within the acceptable range.

SLVSCW0-FEBRUARY 2015 www.ti.com



Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The UCD90240 can be used to sequence, monitor and margin up to 24 voltage rails. With the cascading feature, up to four UCD90240 devices can manage up to 96 rails and take synchronized fault responses. Typical applications include automatic test equipment, telecommunication and networking equipment, servers and storage systems, and so forth. Device configuration can be performed in Fusion GUI. No coding skill is required.

8.2 Typical Application

Figure 32 shows a simplified system diagram. Only three rails are shown for illustration purpose. Each UCD90240 device can manage up to 24 rails.

Submit Documentation Feedback



Typical Application (continued)

8.2.1 Application Diagram




Figure 32. Simplified System Diagram

NSTRUMENTS

Typical Application (continued)


8.2.2 Design Requirements

1. UCD90240 requires decoupling capacitors on V33D, V33A, BPCAP, and (if applicable) VREFA+ pins. The capacitance values for V33A, BPCAP and VREFA+ are specified in the *Electrical Characteristics* section. The following design can be used as a reference:

- Three 1-µF X7R ceramic capacitors in parallel with two 0.1-µF X7R ceramic capacitors for BPCAP decoupling
- Two 1-µF X7R ceramic capacitors in parallel with four 0.1-µF X7R ceramic capacitors and two 0.01-µF X7R ceramic capacitors for V33D decoupling
- One 1-uF X7R ceramic capacitor in parallel with one 0.1-uF X7R ceramic capacitor and one 0.01-uF X7R ceramic capacitor for V33A decoupling. A 1-Ω resistor can placed between V33D and V33A to decouple the noise on V33D from V33A.
- One 1-µF X7R ceramic capacitor in parallel with one 0.01-µF X7R ceramic capacitor for VREFA+ decoupling (if used)
 - Decoupling capacitors should be placed as close to the device as possible.
- 2. If an application does not use the RESET signal, the RESET pin must be tied to V33D, either by direct connection to the nearest V33D pin (Pin F10), or by a RC circuit as shown in Figure 33. The RC circuit in Figure 33 can be also used to delay reset at power up.

If an application uses the RESET external pin, the trace of the RESET signal must be kept as short as possible. Be sure to place any components connected to the RESET signal as close to the UCD90240 as possible.

3. It is recommended to maintain at least 200-Ω resistance between a low-impedance analog input and a MON pin. For example, when monitoring a rail voltage without resistor divider, it is recommended to place a 200-Ω resistor at the MON pin, as shown in Figure 34.






Figure 33. Example of RESET with RC Circuit

Figure 34. Example of Analog Inputs

8.2.3 Detailed Design Procedure

Submit Documentation Feedback

Fusion GUI can be used to design the device configuration online or offline (with or without a UCD90240 device connected to the computer). In offline mode, Fusion GUI will prompt user to create or open a project file (.xml) at launch. In online mode, Fusion GUI will automatically detect the device on PMBus and extract the configuration data from the device. An USB Interface Adapter EVM (HPA172) from TI is required to connect Fusion GUI to PMBus.

The general design steps include (1) Rail setup, (2) Rail monitoring configuration, (3) GPI configuration, (4) Rail sequence configuration, (5) Fault response configuration, (6) GPO configuration, (7) Margining configuration, (8) Other configurations such as Pin Selected Rail States, Watchdog Timer, System Reset, Sync Clock, Fault Pins, and so on. Details of the steps are described in the Feature Description section, and are self-explanatory in Fusion GUI.

After configuration change(s), the user should click the Write to Hardware button to apply the changes. In online mode, the user can then click the Store RAM to Flash button to permanently store the new configuration into the data flash of the device.

9 Power Supply Recommendations

UCD90240 should be powered by a 3.3-V power supply.

If internal reference is used, V33A is used as ADC reference and is assumed to be exactly 3.3 V. Any input voltage deviation from 3.3 V will introduce an error to ADC reference and thus ADC results. Therefore, the 3.3-V power supply must be tightly regulated and with very small voltage fluctuation (including voltage ripple and voltage deviation caused by load transients).

If external reference is used, the 3.3-V power supply only needs to meet the requirements specified in the *Recommended Operating Conditions* section and the *Electrical Characteristics* section.

10 Layout

10.1 Layout Guidelines

- 1. Decoupling capacitors should be placed as close to the device as possible.
- 2. BPCAP decoupling capacitors should be connected as close as possible to pin D6.
- 3. MARGIN pins output fast-edge PWM signals. These signals should be routed away from sensitive analog signals. It is a good practice to place R4 and C1 in Figure 16 as close as possible to the MARGIN pin, minimizing the propagation distance of the fast-edge PWM signals on the PCB. R3 can be placed near the power supply feedback node to isolate the feedback node from noise sources on the PCB. If R4 and C1 cannot be located close to the MARGIN pin, add a 20-Ω to 33-Ω series termination resistor located near the MARGIN pin.

10.2 Layout Example


UCD90240 is in a 157-pin BGA package. If UCD90240 is mounted on the top layer, decoupling capacitors can be placed on the bottom layer to make room for top-layer trace routing. The layout example below adopts such a strategy. Figure 35 shows bottom-layer component placement from top-view. In addition to Figure 35, note that:

- 1. A uniform ground plane should be used to connect DVSS, AVSS, and VREFA-pins.
- 2. All four BPCAP pins should be connected to a common internal-layer copper area.
- 3. AVSS and VREFA- pins can be connected to a common internal-layer copper area.

SLVSCW0 – FEBRUARY 2015 www.ti.com

TEXAS INSTRUMENTS

Layout Example (continued)



BPCAP to be connected to decoupling capacitors through an internal-layer copper area

Figure 35. Bottom-layer Component Placement (Top view, UCD90240 is Mounted on Top Layer)

Submit Documentation Feedback



SLVSCW0-FEBRUARY 2015 www.ti.com

11 Device and Documentation Support

11.1 Trademarks

Fusion Digital Power is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
UCD90240ZRBR	Obsolete	Production	BGA MICROSTAR JUNIOR (ZRB) 157	-	-	Call TI	Call TI	-	UCD90240
UCD90240ZRBT	Obsolete	Production	BGA MICROSTAR JUNIOR (ZRB) 157	-	-	Call TI	Call TI	-	UCD90240

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC registration MO-225.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025