
SLVS060K - JUNE 1976 - REVISED APRIL 2005

- 3-Terminal Regulators
- **Output Current Up To 500 mA**
- **No External Components**



μΑ79M05 . . . KCS (TO-220) PACKAGE

(TOP VIEW)


⊃ INPUT



High Power-Dissipation Capability

- **Internal Short-Circuit Current Limiting**
- **Output Transistor Safe-Area Compensation**

 μ A79M05, μ A79M08 . . . KTP PACKAGE (TOP VIEW)



description/ordering information

This series of fixed-negative-voltage integrated-circuit voltage regulators is designed to complement the μΑ78M00 series in a wide range of applications. These applications include on-card regulation for elimination of noise and distribution problems associated with single-point regulation. Each of these regulators delivers up to 500 mA of output current. The internal current-limiting and thermal-shutdown features of these regulators essentially make them immune to overload. In addition to use as fixed-voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents, and also as the power-pass element in precision regulators.

ORDERING INFORMATION

ТЈ	V _O (NOM) (V)	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PowerFLEX™ (KTP)	Reel of 3000	μΑ79M05CKTPR	μΑ79M05C
000 / 40500	-5	TO-220 (KC)	Tube of 50	μΑ79M05CKC	47014050
0°C to 125°C		TO-220, short shoulder (KCS)	Tube of 20	μΑ79M05CKCS	μΑ79M05C
	-8	PowerFLEX (KTP)	Reel of 3000	μΑ79M08CKTPR	μΑ79M08C

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerFLEX is a trademark of Texas Instruments.



SLVS060K - JUNE 1976 - REVISED APRIL 2005

schematic



Resistor values shown are nominal.

absolute maximum ratings over virtual junction temperature range (unless otherwise noted)

Input voltage, V _I	/
Operating virtual junction temperature, T _J)
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds)
Storage temperature range, T _{stg})

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

package thermal data (see Note 1)

PACKAGE	BOARD	θЈС	θ JA	θ JP ‡
PowerFLEX (KTP)	High K, JESD 51-5	19°C/W	28°C/W	1.4°C/W
TO-220 (KC/KCS)	High K, JESD 51-5	17°C/W	19°C/W	3°C/W

NOTE 1: Maximum power dissipation is a function of TJ(max), θ JA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.



[‡] For packages with exposed thermal pads, such as QFN, PowerPAD, or PowerFLEX, θ, p is defined as the thermal resistance between the die junction and the bottom of the exposed pad.

SLVS060K - JUNE 1976 - REVISED APRIL 2005

recommended operating conditions

			MIN	MAX	UNIT
.,		μΑ79M05C	-7	-25	V
VI	Input voltage	μΑ79M08C	-10.5	-25	V
IO	Output current			500	mA
TJ	Operating virtual junction temperature	_	0	125	°C

electrical characteristics at specified virtual junction temperature, V_I = -10 V, I_O = 350 mA, T_J = 25°C (unless otherwise noted)

DADAMETED		TEST CONDITIONS†						
PARAMETER		MIN	TYP	MAX	UNIT			
Output wells as	7.7.4. 05.7	/- 7\/ to 25\/		-4.8	-5	-5.2		
Output voltage	$V_{I} = -7 \text{ V to } -25 \text{ V},$	$I_O = 5 \text{ mA to } 350 \text{ mA}$	$T_J = 0^{\circ}C$ to $125^{\circ}C$	-4.75		-5.25	V	
land callenge as well-flee	$V_1 = -7 \text{ V to } -25 \text{ V}$				7	50		
Input voltage regulation	$V_{I} = -8 \text{ V to } -18 \text{ V}$				3	30	mV	
Disability and section	$V_1 = -8 \text{ V to } -18 \text{ V},$	I _O = 100 mA,	$T_J = 0^{\circ}C$ to $125^{\circ}C$	50			-ID	
Ripple rejection	f = 120 Hz	IO = 300 mA	54	60		dB		
Output valtage regulation	$I_O = 5 \text{ mA to } 500 \text{ mA}$				75	100	\/	
Output voltage regulation	I _O = 5 mA to 350 mA				50		mV	
Temperature coefficient of output voltage	I _O = 5 mA,	T _J = 0°C to 125°C			-0.4		mV/°C	
Output noise voltage	f = 10 Hz to 100 kHz				125		μV	
Dropout voltage					1.1		V	
Bias current					1	2	mA	
5	$V_{I} = -8 \text{ V to } -18 \text{ V},$	T _J = 0°C to 125°C				0.4		
Bias current change	$I_{O} = 5 \text{ mA to } 350 \text{ mA},$	T _J = 0°C to 125°C				0.4	mA	
Short-circuit output current	V _I = −30 V				140		mA	
Peak output current					0.65		Α	

[†] Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. All characteristics are measured with a $2-\mu F$ capacitor across the input and a $1-\mu F$ capacitor across the output.

$\begin{array}{l} \mu \text{A79M00 SERIES} \\ \text{NEGATIVE-VOLTAGE REGULATORS} \end{array}$

SLVS060K - JUNE 1976 - REVISED APRIL 2005

electrical characteristics at specified virtual junction temperature, $V_I = -19 \text{ V}$, $I_O = 350 \text{ mA}$, $T_J = 25^{\circ}\text{C}$ (unless otherwise noted)

DADAMETED		TEST CONDITIONS					
PARAMETER		TEST CONDITIONS†		MIN	TYP	MAX	UNIT
Output wells as	V 40.5.V/- 05.V	1 - 10 5 V to 25 V		-7.7	-8	-8.3	
Output voltage	$V_I = -10.5 \text{ V to } -25 \text{ V},$	$I_O = 5 \text{ mA to } 350 \text{ mA}$	$T_J = 0$ °C to 125°C	-7.6		-8.4	V
land callenge as well-flee	$V_I = -10.5 \text{ V to } -25 \text{ V}$				8	80	>/
Input voltage regulation	$V_{I} = -11 \text{ V to } -21 \text{ V}$				4	50	mV
B. 1	$V_{I} = -11.5 \text{ V to } -21.5 \text{ V},$	I _O = 100 mA,	$T_J = 0$ °C to 125°C	50			
Ripple rejection	f = 120 Hz	IO = 300 mA	54	59		dB	
	I _O = 5 mA to 500 mA				90	160	.,
Output voltage regulation	I _O = 5 mA to 350 mA		60		mV		
Temperature coefficient of output voltage	I _O = 5 mA,	T _J = 0°C to 125°C			-0.6		mV/°C
Output noise voltage	f = 10 Hz to 100 kHz				200		μV
Dropout voltage	I _O = 5 mA				1.1		V
Bias current					1	2	mA
5	$V_I = -10.5 \text{ V to } -25 \text{ V},$	T _J = 0°C to 125°C				0.4	
Bias current change	$I_O = 5 \text{ mA to } 350 \text{ mA},$	$T_J = 0$ °C to 125°C				0.4	mA
Short-circuit output current	V _I = −30 V				140		mA
Peak output current					0.65		Α

[†] Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 2-μF capacitor across the input and a 1-μF capacitor across the output.



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UA79M05CKCS	Active	Production	TO-220 (KCS) 3	50 TUBE	Yes	SN	N/A for Pkg Type	0 to 125	UA79M05C
UA79M05CKCS.A	Active	Production	TO-220 (KCS) 3	50 TUBE	Yes	SN	N/A for Pkg Type	0 to 125	UA79M05C
UA79M05CKVURG3	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	0 to 125	79M05C
UA79M05CKVURG3.A	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	0 to 125	79M05C
UA79M08CKVURG3	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	0 to 125	79M08C
UA79M08CKVURG3.A	Active	Production	TO-252 (KVU) 3	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	0 to 125	79M08C

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA79M05CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
UA79M08CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2

www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA79M05CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
UA79M08CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0

PACKAGE MATERIALS INFORMATION


www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UA79M05CKCS	KCS	TO-220	3	50	532	34.1	700	9.6
UA79M05CKCS.A	KCS	TO-220	3	50	532	34.1	700	9.6




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4205521-2/E







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Shape may vary per different assembly sites.

 4. Reference JEDEC registration TO-252.






NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
- 6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations

design recommendations.

8. Board assembly site may have different recommendations for stencil design.





NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration TO-220.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025