









TXS0102V SCES962 - JUNE 2024

TXS0102V 2-Bit Bi-Directional, Level-Shifting, Voltage Translator for Open-Drain and **Push-Pull Applications**

1 Features

- No direction-control signal needed
- Maximum data rates:
 - 24 Mbps (push pull)
 - 2 Mbps (open drain)
- Available in the Texas Instruments NanoStar™ integrated circuit package
- 1.65V to 3.6V on A port and 2.3V to 5.5V on B port $(V_{CCA} \le V_{CCB})$
- V_{CC} isolation feature: if either V_{CC} input is at GND, both ports are in the High-Impedance state
- No power-supply sequencing required: either V_{CCA} or V_{CCB} can be ramped first
- I_{off} supports partial-power-down mode operation
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD protection exceeds JESD 22:
 - A port:
 - 2000V Human-Body Model (A114-B)
 - 500V Charged-Device Model (C101)
 - B port:
 - 5000V Human-Body Model (A114-B)
 - 500V Charged-Device Model (C101)

2 Applications

- I²C / SMBus
- **UART**
- **GPIO**

3 Description

This two-bit non-inverting translator is a bidirectional voltage-level translator and can be used to establish digital switching compatibility between mixed-voltage systems. It uses two separate configurable powersupply rails, with the A ports supporting operating voltages from 1.65V to 3.6V while it tracks the V_{CCA} supply, and the B ports supporting operating voltages from 2.3V to 5.5V while it tracks the V_{CCB} supply. This allows the support of both lower and higher logic signal levels while providing bidirectional translation capabilities between any of the 1.8V, 2.5V, 3.3V, and 5V voltage nodes.


When the output-enable (OE) input is low, all I/Os are placed in the high-impedance state, which significantly reduces the power-supply quiescent current consumption.

To put the device in the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the current-sourcing capability of the driver determines the minimum value of the resistor.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TXS0102V	DCU (VSSOP, 8)	2mm × 3.1mm
	DCT (SSOP, 8)	2.95mm × 4mm

- For more information, see Section 11. (1)
- The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Block Diagram for TXS0102V



Table of Contents

1 Features1	7.2 Functional Block Diagram	11
2 Applications 1	7.3 Feature Description	12
3 Description	7.4 Device Functional Modes	13
4 Pin Configuration and Functions2	8 Application and Implementation	14
5 Specifications3	8.1 Application Information	14
5.1 Absolute Maximum Ratings3	8.2 Typical Application	
5.2 ESD Ratings3	8.3 Power Supply Recommendations	
5.3 Recommended Operating Conditions3	8.4 Layout	
5.4 Thermal Information4	9 Device and Documentation Support	17
5.5 Electrical Characteristics4	9.1 Documentation Support	17
5.6 Switching Characteristics, V _{CCA} = 1.8 ± 0.15V 5	9.2 Receiving Notification of Documentation Updates	17
5.7 Switching Characteristics, V _{CCA} = 2.5 ± 0.2V5	9.3 Support Resources	17
5.8 Switching Characteristics, V _{CCA} = 3.3 ± 0.3V6	9.4 Trademarks	17
5.9 Switching Characteristics: T _{sk} , T _{MAX} 6	9.5 Electrostatic Discharge Caution	17
5.10 Typical Characteristics8	9.6 Glossary	17
6 Parameter Measurement Information9	10 Revision History	17
7 Detailed Description11	11 Mechanical, Packaging, and Orderable	
7.1 Overview	Information	17

4 Pin Configuration and Functions




Figure 4-1. DCT or DCU Package, 8-Pin SSOP and VSSOP (Top View)

Table 4-1. Pin Functions

Р	PIN	TYPE(1)	DESCRIPTION						
NAME NO.		11166	DESCRIPTION						
		I/O	Input/output A. Referenced to V _{CCA} .						
A2 4 I/		I/O	Input/output A. Referenced to V _{CCA} .						
B1	B1 8 I/O		Input/output B. Referenced to V _{CCB} .						
B2	1	I/O	Input/output B. Referenced to V _{CCB} .						
GND	2	_	Ground						
OE	6	I	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .						
V _{CCA}	3	Р	A-port supply voltage. $1.65 \text{V} \le \text{V}_{\text{CCA}} \le 3.6 \text{V}$ and $\text{V}_{\text{CCA}} \le \text{V}_{\text{CCB}}$						
V _{CCB}	/ _{CCB} 7		B-port supply voltage. 2.3V ≤ V _{CCB} ≤ 5.5V						

(1) I = input, O = output, I/O = input and output, P = power



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	, ,		MIN	MAX	UNIT
V _{CCA}	Supply voltage A		-0.5	4.6	V
V _{CCB}	Supply voltage B		-0.5	6.5	V
	Input Voltage ⁽²⁾	I/O Ports (A Port)	-0.5	4.6	V
VI	Input Voltage(-)	I/O Ports (B Port)	-0.5	6.5	V
	Voltage applied to any output in the high impedance or never off state (2)	A Port	-0.5	4.6	V
Vo	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	B Port	-0.5	6.5	V
	V-14	A Port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage applied to any output in the high or low state ^{(2) (3)}	B Port	-0.5	V _{CCB} + 0.5	, v
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
Tj	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

- (1) Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 6.5V maximum if the output current rating is observed.

5.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	A Port	±2000	
\ <u>\</u>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC 33-00 TV	B Port	±5000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	A Port	±500	v
		Charged device model (CDIVI), per ANSI/ESDA/JEDEC 35-002	B Port	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V _{CCA}	Supply voltage A		·		1.65	3.6	V
V _{CCB}	Supply voltage B				2.3	5.5	V
			1.65V to 1.95V		V _{CCI} - 0.2	V _{CCI}	
VIH	High-level input voltage	A-port I/O's	1.65V to 3.6V	2.3V to 5.5V	V _{CCI} - 0.4	V _{CCI}	V
		B-port I/O's	1.65V to 3.6V	2.3V to 5.5V	V _{CCI} - 0.4	V _{CCI}	
		OE Input	1.65V to 3.6V	2.30 10 5.50	V _{CCA} x 0.65	5.5	
		A-port I/O's	1.65V to 3.6V			0.15	
VIL	Low-level input voltage	B-port I/O's	1.65V to 3.6V	2.3V to 5.5V		0.15	V
		OE Input	1.65V to 3.6V			V _{CCA} x 0.35	1
Δt/Δν	Input transition rise and fall time	Push-Pull Driving	1.65V to 3.6V	2.3V to 5.5V		10	ns/V
T _A	Operating free-air temperature				-40	85	°C

- (1) V_{CCI} is the V_{CC} associated with the input port.
- V_{CCO} is the V_{CC} associated with the output port.



All control inputs and data I/Os of this device have weak pulldowns to ensure the line is not floating when undefined external to the device. The input leakage from these weak pulldowns is defined by the I_I specification indicated under Electrical Characteristics.

5.4 Thermal Information

		TXS	0102V	
	THERMAL METRIC ⁽¹⁾	DCU	DCT	UNIT
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	239.8	168.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	88.5	84.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	151.6	96.1	°C/W
Y _{JT}	Junction-to-top characterization parameter	30.9	15.1	°C/W
Y _{JB}	Junction-to-board characterization parameter	150.5	94.7	°C/W
R _{θJC(bottom)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1) (2)

					0	perating	free-ai	temperat	ure (T _A)		
ı	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}		25°C		-40°	°C to 85°	С	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
V _{OHA}	Port A output high voltage (3)	I _{OH} = -20 uA	1.65V to 3.6V	2.3V to 5.5V	0.67 x V _{CCA}			0.67 x V _{CCA}			V
V _{OLA}	Port A output low voltage (4)	I _{OL} = 1 mA	1.65V to 3.6V	2.3V to 5.5V			0.4			0.4	V
V _{OHB}	Port B output high voltage	I _{OH} = -20 uA	1.65V to 3.6V	2.3V to 5.5V	0.67 x V _{CCB}			0.67 x V _{CCB}			V
V _{OLB}	Port B output low voltage (4)	I _{OL} = 1 mA	1.65V to 3.6V	2.3V to 5.5V			0.4			0.4	V
I	Input leakage current	OE V _I = V _{CC} or GND	1.65V to 3.6V	2.3V to 5.5V			1			2	μΑ
	Partial power	A port	0V	0V to 5.5V			1			2	μA
I _{off}	down current	B port	0V to 3.6V	0V			1			2	μA
I _{OZ}	Tri-state output current	A or B Port: $V_1 = V_{CCI}$ or GND $V_0 = V_{CCO}$ or GND OE = GND	1.65V to 3.6V	2.3V to 5.5V	-2		2	-2		2	μА
			1.65V to V _{CCB}	2.3V to 5.5V			3			3	
I _{CCA}	V _{CCA} supply current	$V_1 = V_{CCI}$ or GND $I_0 = 0$	0V	5.5V	-3			-3			μΑ
	Garrone	10 0	3.6V	0V			2.2			2.2	
			1.65V to V _{CCB}	2.3V to 5.5V			12			12	
I _{CCB}	V _{CCB} supply current	$V_1 = V_{CCI}$ or GND $I_0 = 0$	0V	5.5V			5			5	μΑ
			3.6V	0V	-1			-1			
I _{CCA} +	Combined supply current	V _I = V _{CCI} or GND I _O = 0	1.65V to V _{CCB}	2.3V to 5.5V			14.4			14.4	μΑ
C _i	Input Capacitance	OE	3.3V	3.3V		2.5				3.5	pF
	A or B port		3.3V	3.3V		10					
C _{io}	A port	OE = GND, V_0 = 1.65V DC +1MHz -16 dBm sine wave				5			6		pF
	B port					6			7.5		

- (1)
- V_{CCI} is the V_{CC} associated with the input port V_{CCO} is the V_{CC} associated with the output port (2)
- Tested at $V_I = V_{T+(MAX)}$ (3)
- Tested at $V_I = V_{T-(MIN)}$

5.6 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15V$

							B-l	Port Sup	ply Volta	ige (V _{CC}	:в)			
	PARAMETER	FROM	то	Test Conditions	2.	.5 ± 0.2V		3	.3 ± 0.3V	'	5	.0 ± 0.5\	/	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation Delay	Α	В	Push-Pull		5			5			6		ns
t _{PHL}	(High-to-Low)			Open-Drain		8.8			9.6			10		115
	Propagation Delay	Α	В	Push-Pull		6.5			7			7		ns
t _{PLH}	(Low-to-High)	^	В	Open-Drain		250			200			185		115
	Propagation Delay	В	Α	Push-Pull		4			4			5		no
t _{PHL}	(High-to-Low)	В	^	Fusii-Fuii		5.3			4.4			4		ns
	Propagation Delay	В	Α	Push-Pull		5			4			1		ns
t _{PLH}	(Low-to-High)	В	^	Fusii-Fuii		173			89			66		115
	Enable Time	OE	A or B	-40°C to 85°C		200			200			200		ns
t _{en}	Disable Time		AOIB	-40 C to 65 C		250			250			250		115
	Output Rise Time	В	Α	Push-Pull		9			9			7		ns
t _{rA}	Output Rise Time	В	^	Open-Drain		150			120			80		115
	Output Pigo Timo	Α	В	Push-Pull		10			9			7		ns
t _{rB}	Output Rise Time	^	В	Open-Drain		145			106			58		115
	Output Fall Time	В	Α	Push-Pull		5			6			13		no
t _{fA}	Output Fall Tillle		^	Open-Drain		6			6			6		ns
	Output Fall Time	Α		Push-Pull		7			7			8		no
t _{fB}		<u></u>	B	Open-Drain		13			16			16		ns

5.7 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2V$

							B-I	Port Sup	ply Volta	age (V _{CC}	:в)			
	PARAMETER	FROM	то	Test Conditions	2	.5 ± 0.2V	1	3	3.3 ± 0.3V	'	5	.0 ± 0.5V	'	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation Delay	A	В	Push-Pull		3.2			3.7			5		ns
t _{PHL}	(High-to-Low)	^		Open-Drain		6.3			6			5.8		115
	Propagation Delay	A	В	Push-Pull		3			4			4		ns
t _{PLH}	(Low-to-High)			Open-Drain		200			200			190		115
	Propagation Delay	В	Α	Push-Pull		3			3			4		ns
t _{PHL}	(High-to-Low)			Open-Drain		4.7			4.2			4		115
	Propagation Delay	В	Α	Push-Pull		2.1			1.6			1		ns
t _{PLH}	(Low-to-High)			Open-Drain		170			140			103		115
t _{en}	Enable Time	OE	A or B	-40°C to 85°C		200			200			200		ns
t _{dis}	Disable Time		AGIB	-40 C to 65 C		250			250			250		115
	Output Rise Time	В	Α	Push-Pull		7			6			5		ns
t _{rA}	Output Nise Time			Open-Drain		156			120			80		115
t _{rB}	Output Rise Time	A	В	Push-Pull		8			7			6		ns
۱۲B	Output Nise Time			Open-Drain		151			112			64		115
+	Output Fall Time	В	Α	Push-Pull		5.1			5.2			5		ns
t _{fA}	Output I all Tille			Open-Drain		6			6			5		115
+	Output Fall Time	A	В	Push-Pull		7			6.4			8.7		ns
t _{fB}	Output I all Tillle		5	Open-Drain		8			9			10		113



5.8 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3V$

						B-Por	t Supply '	Voltage (V	ссв)			
PARAMETER		FROM	то	Test Conditions	3	.3 ± 0.3V			5.0 ± 0.5V		UNIT	
					MIN	TYP	MAX	MIN	TYP	MAX		
	Propagation Delay (High-	Α	В	Push-Pull		2.4			3.1		ns	
t _{PHL}	to-Low)	^	В	Open-Drain		4.2			4.6		115	
+	Propagation Delay (Low-	A	В	Push-Pull		4			4		ns	
t _{PLH}	to-High)			Open-Drain		204			165		115	
+	Propagation Delay (High-	В	А	Push-Pull		2.5			3.3		ns	
t _{PHL}	to-Low) Propagation Delay (Low-to-High)			Open-Drain		124			97		115	
+		В	А	Push-Pull	2.5		2.6			ns		
t _{PLH}			/	Open-Drain		139			105		115	
	Enable Time	OE	A or B	-40°C to 85°C		200			200		ns	
t _{en}	Disable Time	OE	A or B	-40 C to 65 C	250				250	250		
+ .	Output Rise Time	В	А	Push-Pull	5			4			ns	
t _{rA}	Output Nise Time			Open-Drain		116			85		115	
+ _	Output Rise Time	A	В	Push-Pull		6			7		ns	
t _{rB}	Output Nise Time			Open-Drain		117			116		115	
+	Output Fall Time	В	А	Push-Pull		5.4			5		ns	
t _{fA}	Output I all Tillle	6	^	Open-Drain		6		5			115	
+	Output Fall Time	Outside Fall Time		В	Push-Pull		7.4			7.6		ns
t _{fB}	Output Fall Time	A	P	Open-Drain		7		8			IIS	

5.9 Switching Characteristics: T_{sk} , T_{MAX}

over operating free-air temperature range (unless otherwise noted)

						iting freerature		
PARAMETER	TEST CON	DITIONS	V _{CCA}	V _{CCB}	-40°	UNIT		
					MIN	TYP	MAX	
				2.5V ± 0.2V			18	
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching	Push-Pull Driving	Push-Pull Driving	Oriving 1.8 ± 0.15V 3.3V ± 0.3V		21	Mbps	
				5V ± 0.5V			23	
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching	Push-Pull Driving	2.5V ± 0.2V	2.5V ± 0.2V		20		
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching	Push-Pull Driving	2.5V ± 0.2V	3.3V ± 0.3V	3.3V ± 0.3V		22	
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching	Push-Pull Driving	2.5V ± 0.2V	5V ± 0.5V		24		
T _{MAX} - Maximum Data	50% Duty Cycle Input	Death Dell Delete	2 2)/ . 0 2)/	3.3V ± 0.3V				Missa
Rate	One channel switching	Push-Pull Driving	3.3V ± 0.3V	5V ± 0.5V			24	Mbps
				2.5V ± 0.2V			2	
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching	Open-Drain Driving	1.8 ± 0.15V	3.3V ± 0.3V			2	Mbps
				5V ± 0.5V			2	
				2.5V ± 0.2V			2	
T _{MAX} - Maximum Data Rate	50% Duty Cycle Input One channel switching	Open-Drain Driving	2.5V ± 0.2V	3.3V ± 0.3V			2	Mbps
	3			5V ± 0.5V	2			
T _{MAX} - Maximum Data	50% Duty Cycle Input	Open-Drain Driving	3.3V ± 0.3V	3.3V ± 0.3V			2	Mbps
Rate	One channel switching	Open-Dialit Driving	3.3V ± 0.3V	5V ± 0.5V			2	iviphe
t _w	Pulse Duration, Data Inputs	Push-Pull Driving	1.8V ± 0.15V to 3.3V ± 0.3V	2.5V ± 0.2V 5.0V ± 0.5V	41	41		




5.9 Switching Characteristics: T_{sk} , T_{MAX} (continued)

over operating free-air temperature range (unless otherwise noted)

					Opera tempe			
PARAMETER	TEST CONI	DITIONS	V _{CCA}	V _{CCB}	-40°	UNIT		
					MIN	TYP	MAX	
t _w	Pulse Duration, Data Inputs	Open-Drain Driving	1.8V ± 0.15V to 3.3V ± 0.3V	2.5V ± 0.2V 5.0V ± 0.5V	500			ns
t _{sk} - Output skew	Skew between any two outputs of the same package switching in the same direction	Push-Pull Driving	1.8V ± 0.15V to 3.3V ± 0.3V	2.5V ± 0.2V 5.0V ± 0.5V			1	ns
t _{sk} - Output skew	Skew between any two outputs of the same package switching in the same direction	Open-Drain Driving	1.8V ± 0.15V to 3.3V ± 0.3V	2.5V ± 0.2V 5.0V ± 0.5V			1	ns



5.10 Typical Characteristics






Figure 5-2. Low-Level Output Voltage $(V_{OL(Bx)})$ vs Low-Level Current $(I_{OL(Bx)})$




Figure 5-3. Low-Level Output Voltage $(V_{OL(Bx)})$ vs Low-Level Current $(I_{OL(Bx)})$

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

6 Parameter Measurement Information

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- PRR 10MHz
- Z_O = 50 W
- dv/dt ≥ 1V/ns

Note

All parameters and waveforms are not applicable to all devices.




Figure 6-1. Data Rate, Pulse Duration, Propagation Delay, Output Rise And Fall Time Measurement Using A Push-Pull Driver




Figure 6-2. Data Rate, Pulse Duration, Propagation Delay, Output Rise And Fall Time Measurement Using An Open-Drain Driver




Figure 6-3. Load Circuit For Enable / Disable Time Measurement


Table 6-1. Switch Configuration For Enable / Disable Timing

TEST	S1
t _{PZL} ⁽²⁾ , t _{PLZ} ⁽¹⁾	2 × V _{CCO}
t _{PHZ} ⁽¹⁾ , t _{PZH} ⁽²⁾	Open

- (1) t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- (2) t_{PZL} and t_{PZH} are the same as t_{en} .


Copyright © 2024 Texas Instruments Incorporated






(1) All input pulses are measured one at a time, with one transition per measurement.

Figure 6-4. Voltage Waveforms Pulse Duration



(1) All input pulses are measured one at a time, with one transition per measurement.

Figure 6-5. Voltage Waveforms Propagation Delay Times



- (1) Waveform 1 is for an output with internal conditions so that the output is low, except when disabled by the output control.
- (2) Waveform 2 is for an output with internal conditions so that the output is high, except when disabled by the output control.

Figure 6-6. Voltage Waveforms Enable And Disable Times




7 Detailed Description

7.1 Overview

The TXS0102V device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port can accept I/O voltages ranging from 1.65V to 3.6V, while the B port can accept I/O voltages from 2.3V to 5.5V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. $10k\Omega$ pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications, the device can also translate push-pull CMOS logic outputs.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Architecture

The TXS0102V architecture (see Figure 7-1) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




Figure 7-1. Architecture of a TXS0102V Cell

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin can be automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TXS0102V device is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

- 1. An N-channel pass-gate transistor topology that ties the A-port to the B-port
- Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pull-up resistors are included on the device for dc current sourcing capability. The V_{GATE} gate bias of the N-channel pass transistor is set at approximately one threshold voltage (V_T) above the V_{CC} level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1 and T2) to increase the current drive capability of the driver for approximately 30ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal $10k\Omega$ pull-up resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50Ω to 70Ω during this acceleration phase. To minimize dynamic I_{CC} and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Switching Characteristics* section of this data sheet.



7.3.2 Input Driver Requirements

the external system-level open-drain (or push-pull) drivers that are interfaced to the TXS0102V I/O pins determines the continuous dc-current *sinking* capability. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current *sourcing* capability of hundreds of micro-Amps, as determined by the internal $10k\Omega$ pullup resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving TXS0102V data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50Ω .

7.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to determine that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough so that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by allowing any reflection sees a low impedance at the driver. The O.S. circuits are designed to stay on for approximately 30ns.

The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXS0102V device output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

7.3.4 Enable and Disable

The TXS0102V device has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

7.3.5 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal $10k\Omega$ pullup resistor to V_{CCA} , and each B-port I/O has an internal $10k\Omega$ pullup resistor to V_{CCB} . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal $10k\Omega$ resistors). Adding lower value pull-up resistors will effect V_{OL} levels, however. The internal pull-ups of the TXS0102V are disabled when the OE pin is low.

7.4 Device Functional Modes

Copyright © 2024 Texas Instruments Incorporated

The device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TXS0102V device can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I²C or 1-wire, where the data is bidirectional and no control signal is available. The device can also be used in applications where a push-pull driver is connected to the data I/Os, but the TXB0102 might be a better option for such push-pull applications.

8.2 Typical Application




Figure 8-1. Typical Application Circuit

8.2.1 Design Requirements

Use the parameters listed in Table 8-1 for this design example, and ensure the $V_{CCA} \le V_{CCB}$.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6V
Output voltage range	2.3 to 5.5V

SCES962 - JUNE 2024

8.2.2 Detailed Design Procedure


To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the TXS0102V device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low the value must be less than the VIL of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXS0102V device is driving to determine the output voltage range.
 - The TXS0102V device has 10kΩ internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.
- An external pull down resistor decreases the output VOH and VOL. Use Equation 1 to calculate the VOH as a result of an external pull down resistor.

$$- V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10k\Omega) \tag{1}$$

- Where:
- V_{CCx} is the supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor

8.2.3 Application Curves



8.3 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state.

To put the outputs in the high-impedance state during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The current-sourcing capability of the driver determines the minimum value of the pulldown resistor to ground.



8.4 Layout

8.4.1 Layout Guidelines

For device reliability, it is recommended to follow common printed-circuit board layout guidelines such as follows:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V_{CCA},
 V_{CCB} pin, and G_{ND} pin.
- · Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
 the one-shot duration, approximately 30ns, causing any reflection encounters low impedance at the source
 driver.

8.4.2 Layout Example




Figure 8-3. TXS0102V Layout Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, A Guide to Voltage Translation With TXS-Type Translators application note
- Texas Instruments, Factors Affecting VOL for TXS and LSF Auto-bidirectional Translation Devices application note
- Texas Instruments, Biasing Requirements for TXS, TXB, and LSF Auto-Bidirectional Translators application note
- Texas Instruments, Effects of pullup and pulldown resistors on TXS and TXB devices application note
- Texas Instruments, Introduction to logic application note
- Texas Instruments, TI Logic and Linear Products Guide selection and solution guides
- · Texas Instruments, Washing Machine Solutions Guide selection and solution guides
- · Texas Instruments, TI Smartphone Solutions Guide selection and solution guides

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

NanoStar[™] is a trademark of Texas Instruments Incorporated.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE REVISION		NOTES				
June 2024	*	Initial Release				

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TXS0102VDCTR	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	3IFT
TXS0102VDCTR.A	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	3IFT
TXS0102VDCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	
TXS0102VDCUR.A	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXS0102V:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Automotive : TXS0102V-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS0102VDCTR	SSOP	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
TXS0102VDCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Oct-2024



*All dimensions are nominal

	Device	Package Type	ype Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
I	TXS0102VDCTR	SSOP	DCT	8	3000	190.0	190.0	30.0
Γ	TXS0102VDCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated