

TXB0108 8-Bit Bidirectional Voltage-Level Translator with Auto-Direction Sensing and ±15kV ESD Protection

1 Features

- 1.2V to 3.6V on A Port and 1.65V to 5.5V on B Port $(V_{CCA} \le V_{CCB})$
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 4µA Max I_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2000V Human-Body Model (A114-B)
 - 1000V Charged-Device Model (C101)
 - - ±15kV Human-Body Model (A114-B)
 - ±8kV Human-Body Model (A114-B) (YZP Package Only)
 - 1000V Charged-Device Model (C101)

2 Applications

- Handset
- Smartphone
- Tablet
- Desktop PC

3 Description

This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and 5V voltage nodes. V_{CCA} should not exceed V_{CCB}.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0108 is designed so that the OE input circuit is supplied by V_{CCA}.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power-up or power-down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Package Information

1 ackage information									
PACKAGE (1)	BODY SIZE (NOM)								
SON (20)	2.00mm x 4.00mm								
BGA MICROSTAR JUNIOR (20)	2.50mm x 3.00mm								
TSSOP (20)	6.50mm x 4.40mm								
VQFN (20)	4.50mm x 3.50mm								
DSGBA (20)	1.90mm x 2.40mm								
nFBGA (20)	2.50mm x 3.00mm								
WQFN (20)	3.00mm x 3.00mm								
VSSOP (20)	5.10mm x 3.00mm								
VQFN (20)	4.50mm x 2.50mm								
	PACKAGE (1) SON (20) BGA MICROSTAR JUNIOR (20) TSSOP (20) VQFN (20) DSGBA (20) nFBGA (20) WQFN (20) VSSOP (20)								

For all available packages, see the orderable addendum at the end of the datasheet.



Typical Application Block Diagram for TXB0108



Table of Contents

1 Features1	5.19
2 Applications1	(O
3 Description1	5.20
4 Pin Configuration and Functions3	(D
5 Specifications6	5.21
5.1 Absolute Maximum Ratings6	(O
5.2 ESD Ratings6	5.22
5.3 Recommended Operating Conditions6	5.23
5.4 Thermal Information7	6 Para
5.5 Electrical Characteristics (DGS/RUK/RKS)7	7 Detai
5.6 Electrical Characteristics (Other Packages)8	7.1 C
5.7 Timing Requirements: V _{CCA} = 1.2V9	7.2 F
5.8 Timing Requirements: V _{CCA} = 1.5V ± 0.1V9	7.3 F
5.9 Timing Requirements: V _{CCA} = 1.8V ± 0.15V9	7.4 D
5.10 Timing Requirements: $V_{CCA} = 2.5V \pm 0.2V9$	8 Appl
5.11 Timing Requirements: V _{CCA} = 3.3V ± 0.3V9	8.1 A
5.12 Switching Characteristics: V _{CCA} = 1.2V	8.2 T
(DGS/RUK/RKS)9	9 Powe
5.13 Switching Characteristics: V _{CCA} = 1.2V (Other	10 Lay
Packages)10	10.1
5.14 Switching Characteristics: V _{CCA} = 1.5V ± 0.1V	10.2
(DGS/RUK/RKS)10	11 Dev
5.15 Switching Characteristics: V _{CCA} = 1.5V ± 0.1V	11.1
(Other Packages)11	11.2
5.16 Switching Characteristics: V _{CCA} = 1.8V ± 0.15V	11.3
(DGS/RUK/RKS)11	11.4
5.17 Switching Characteristics: V _{CCA} = 1.8V ± 0.15V	11.5
(Other Packages)11	12 Rev
5.18 Switching Characteristics: V _{CCA} = 2.5V ± 0.2V	13 Med
(DGS/RUK/RKS)12	Infor

5.19 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$	
(Other Packages)	. 12
5.20 Switching Characteristics: V _{CCA} = 3.3V ± 0.3V	
(DGS/RUK/RKS)	. 12
5.21 Switching Characteristics: V _{CCA} = 3.3V ± 0.3V	
(Other Packages)	. 13
5.22 Operating Characteristics	
5.23 Typical Characteristics	
6 Parameter Measurement Information	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	16
7.3 Feature Description	17
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	. 21
10.2 Layout Example	
11 Device and Documentation Support	22
11.1 Receiving Notification of Documentation Updates	
11.2 Support Resources	
11.3 Trademarks	. 22
11.4 Electrostatic Discharge Caution	
11.5 Glossary	
12 Revision History	
13 Mechanical, Packaging, and Orderable	
Information	23



4 Pin Configuration and Functions




Figure 4-1. DGS/PW Package (Top View)





Figure 4-2. DQS Package (Top View)








Figure 4-4. RUK Package (Top View)

Figure 4-3. RGY/RKS Package (Top View)



- A. For the RKS/RGY/RUK package, the exposed center thermal pad must be connected to ground.
- B. Pullup resistors are not required on both sides for Logic I/O.
- C. If pullup or pulldown resistors are needed, the resistor value must be over $50k\Omega$.
- D. $50k\Omega$ is a safe recommended value, if the customer can accept higher V_{OL} or lower V_{OH} , smaller pullup or pulldown resistor is allowed, the draft estimation is $V_{OL} = V_{CCOUT} \times 4.5k/(4.5k + R_{PU})$ and $V_{OH} = V_{CCOUT} \times R_{DW}/(4.5k + R_{DW})$.
- E. If pullup resistors are needed, please refer to the TXS0108 or contact TI.
- F. For detailed information, please refer A Guide to Voltage Translation With TXB-Type Translators.








Figure 4-5. NME/GXY/ZXY PACKAGE (BOTTOM VIEW)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Table 4-1. Pin Functions

PIN					-1.1 mr unctions
SIGNAL NAME	PW, RGY NO.	DQS NO.	YZP GRID LOCATOR	I/O ⁽¹⁾	FUNCTION
A1	1	1	A3	I/O	Input/output 1. Referenced to V _{CCA} .
V _{CCA}	2	5	C4	S	A-port supply voltage. 1.1 V \leq V _{CCA} \leq 3.6 V, V _{CCA} \leq V _{CCB} .
A2	3	2	A4	I/O	Input/output 2. Referenced to V _{CCA} .
A3	4	3	В3	I/O	Input/output 3. Referenced to V _{CCA} .
A4	5	4	B4	I/O	Input/output 4. Referenced to V _{CCA} .
A5	6	7	C3	I/O	Input/output 5. Referenced to V _{CCA} .
A6	7	8	E4	I/O	Input/output 6. Referenced to V _{CCA} .
A7	8	9	D3	I/O	Input/output 7. Referenced to V _{CCA} .
A8	9	10	E3	I/O	Input/output 8. Referenced to V _{CCA} .
OE	10	6	D4	1	Output enable. Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .
GND	11	15	D1	S	Ground
B8	12	11	E2	I/O	Input/output 8. Referenced to V _{CCB} .
B7	13	12	D2	I/O	Input/output 7. Referenced to V _{CCB} .
B6	14	13	E1	I/O	Input/output 6. Referenced to V _{CCB} .
B5	15	14	C2	I/O	Input/output 5. Referenced to V _{CCB} .
B4	16	17	B1	I/O	Input/output 4. Referenced to V _{CCB} .
В3	17	18	B2	I/O	Input/output 3. Referenced to V _{CCB} .
B2	18	19	A1	I/O	Input/output 2. Referenced to V _{CCB} .
V _{CCB}	19	16	C1	S	B-port supply voltage. 1.65 V ≤ V _{CCB} ≤ 5.5 V.
B1	20	20	A2	I/O	Input/output 1. Referenced to V _{CCB} .
Thermal Pad		_		_	For the RGY/RUK package, the exposed center thermal pad must be connected to ground.

(1) I = input, O = output, I/O = input and output, S = power supply

Table 4-2. Pin Assignments (20-Ball NME/GXY/ZXY Package)

	1	2	3	4	5
D	V _{CCB}	B2	B4	B6	B8
С	B1	B3	B5	В7	GND
В	A1	A3	A5	A7	OE
Α	V _{CCA}	A2	A4	A6	A8



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage range		-0.5	4.6	V
V _{CCB}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power	r-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state ^{(2) (3)}	A inputs	-0.5	V _{CCA} + 0.5	V
V _O	voltage range applied to any output in the high or low state.	B inputs	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND		±100	mA	
T _{stg}	Storage temperature range	-65	150	°C	
TJ	Junction temperature			150	°C

⁽¹⁾ Stresses beyond those listed under <u>Section 5.1</u> may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under <u>Section 5.3</u> is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			MIN	MAX	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ , A Port		2	
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ , B Port	–15	15	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ , A Port		1	kV
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins , ⁽²⁾ A Port (YZP Package only)	-8	8	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ , B Port		1	

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1) (2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT	
V_{CCA}	Supply voltage				1.2	3.6	>	
V _{CCB}	- Supply voltage				1.65	5.5	V	
V	High-level input voltage	Data inputs	1.2V to 3.6V	1.65V to 5.5V	V _{CCI} x 0.65 ⁽³⁾	V _{CCI}	V	
V _{IH} I	nigri-level iriput voltage	OE	1.20 10 3.00	1.03 / 10 3.3 /	V _{CCA} x 0.65	5.5	V	
\/	Low-level input voltage	Data inputs	1.2V to 5.5V	1.65V to 5.5V	0	V _{CCI} x 0.35 ⁽³⁾	V	
V _{IL}	Low-level input voltage	OE	1.2V to 3.6V	1.050 10 5.50	0	V _{CCA} x 0.35	V	
		A-port inputs	1.2V to 3.6V	1.65V to 5.5V		40		
Δt/Δν	Input transition rise or fall rate	B-port inputs	1.2V to 3.6V	1.65V to 3.6V		40	ns/V	
		B-port inputs	1.20 to 3.00	4.5V to 5.5V		30		

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted) (1) (2)

		V _{CCA}	V _{CCB}	MIN MAX	UNIT
T _A	Operating free-air temperature			-40 85	°C

- The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND.
- V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6V. V_{CCI} is the supply voltage associated with the input port. (2)

5.4 Thermal Information

			TXB0108									
	THERMAL METRIC (1)	PW	RGY	DQS	YZP	GXY	ZXY	NME	RUK	DGS	RKS	UNIT
					2	20 PINS						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101.8	35.3	108.5	66.2	156.7	156.7	131. 4	56.4	111. 9	58.8	°C/W
R _θ JC(top	Junction-to-case (top) thermal resistance	35.5	42.1	32.3	0.4	39.9	39.9	56.5	59.1	51.5	63.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.8	11.1	42.4	52.0	85.9	85.9	83.2	30.5	67	31.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.2	0.7	0.7	1.5	1.1	1.1	1.5	2.7	3.7	5.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.2	11.2	42	51.9	85.4	85.4	82.6	30.5	66.2	31.6	°C/W
R _θ JC(bot	Junction-to-case (bottom) thermal resistance	_	3.8	_	-	_	_	-	15.1	-	15.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application note.

5.5 Electrical Characteristics (DGS/RUK/RKS)

over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

	DADAMETED	TEST	V	V	T	= 25°C	;	-40°C to 8	5°C	UNIT
PARAMETER		CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
\/		I - 2011A	1.2V			1.1				V
V _{OHA}		$I_{OH} = -20\mu A$	1.4V to 3.6V					V _{CCA} - 0.4		V
.,		1 - 20.14	1.2V			0.3				V
V _{OLA}		I _{OL} = 20μA	1.4V to 3.6V						0.4	V
V _{OHB}		I _{OH} = -20 μA		1.65V to 5.5V				V _{CCB} - 0.4		V
V _{OLB}		I _{OL} = 20μA		1.65V to 5.5V					0.4	V
I _I	OE		1.2V to 3.6V	1.65V to 5.5V			±1		±2	μΑ
	A port		0V	0V to 5.5V			±1		±2	μA
I _{off}	B port		0V to 3.6V	0V			±1		±2 µA	μΑ
I _{OZ}	A or B port	OE = GND	1.2V to 3.6V	1.65V to 5.5V			±1		±2	μΑ
			1.2V	1.65V to 5.5V		0.45				
		$V_I = V_{CCI}$ or GND,	1.4V to 3.6V	1.050 to 5.50					5	
I _{CCA}		I _O = 0	3.6V	0V					2	μA
			0V	5.5V					-2	
			1.2V	4.05)/4- 5.5)/		3.4				
		$V_I = V_{CCI}$ or GND,	1.4V to 3.6V	1.65V to 5.5V					5	
I _{CCB}		$I_0 = 0$	3.6V	0V					-2	μΑ
			0V	5.5V					2	
		$V_I = V_{CCI}$ or GND,	1.2V			3.5				
I _{CCA} +	I _{CCB}	$I_0 = 0$	1.4V to 3.6V	1.65V to 5.5V					10	μΑ

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

В	PARAMETER TEST		V	V _{CCA} V _{CCB}		-40°C to 85°C	UNIT
F.	ARAIVIETER	CONDITIONS	V CCA	V _{CCB}	MIN TYP MAX	MIN MAX	UNIT
		$V_I = V_{CCI}$ or GND,	1.2V		0.05		
I _{CCZA}		I _O = 0, OE = GND	1.4V to 3.6V	1.65V to 5.5V		5	μA
		$V_I = V_{CCI}$ or GND,	1.2V		3.3		_
I _{CCZB}		I _O = 0, OE = GND	1.4V to 3.6V	1.65V to 5.5V		5	μA
Cı	OE		1.2V to 3.6V	1.65V to 5.5V	5	6.5	pF
C	A port		1.2V to 3.6V	1.65V to 5.5V	5	6.5	pF
C _{io}	B port		1.20 to 3.00	1.03 v to 5.5 v	8	13.3	рг

- V_{CCI} is the supply voltage associated with the input port. V_{CCO} is the supply voltage associated with the output port.

5.6 Electrical Characteristics (Other Packages)

over recommended operating free-air temperature range (unless otherwise noted)(1) (2)

		TEST	V	V	T _A	= 25°C	;	-40°C to 8	5°C	LINUT
	PARAMETER	CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
V		I - 20uA	1.2V			1.1				V
V_{OHA}		$I_{OH} = -20\mu A$	1.4V to 3.6V					V _{CCA} - 0.4		, v
V		I = 20A	1.2V			0.3				V
V_{OLA}		I _{OL} = 20μA	1.4V to 3.6V						0.4	, v
V_{OHB}		I _{OH} = -20μA		1.65V to 5.5V				V _{CCB} - 0.4		V
V_{OLB}		I _{OL} = 20μA		1.65 V to 5.5 V					0.4	V
I _I	OE		1.2V to 3.6V	1.65V to 5.5V			±1		±2	μA
	A port		0V	0V to 5.5V			±1		±2	
I _{off}	B port		0V to 3.6V	0V			±1		±2	μA
l _{OZ}	A or B port	OE = GND	1.2V to 3.6V	1.65V to 5.5V			±1		±2	μA
	-		1.2V	4.05\/ += 5.5\/		0.06				
		$V_I = V_{CCI}$ or GND,	1.4V to 3.6V	1.65V to 5.5V					5	
I _{CCA}		I _O = 0	3.6V	0V					2	μA
			0V	5.5V					-2	
			1.2V	1.65V to 5.5V		3.4				
		$V_I = V_{CCI}$ or GND,	1.4V to 3.6V	1.050 10 5.50					5	
I _{CCB}		I _O = 0	3.6V	0V					-2	μA
			0V	5.5V					2	
		$V_I = V_{CCI}$ or GND,	1.2V	4.05\/ += 5.5\/		3.5				
I _{CCA} +	ICCB	I _O = 0	1.4V to 3.6V	1.65V to 5.5V					10	μA
		$V_I = V_{CCI}$ or GND,	1.2V			0.05				
I _{CCZA}		I _O = 0, OE = GND	1.4V to 3.6V	1.65V to 5.5V					5	μA
		$V_I = V_{CCI}$ or GND,	1.2V			3.3				
I _{CCZB}		I _O = 0, OE = GND	1.4V to 3.6V	1.65V to 5.5V					5	μA
Cı	OE		1.2V to 3.6V	1.65V to 5.5V		5			5.5	pF
C	A port		1.2V to 3.6V	1.65V to 5.5V		5			6.5	pF
C _{io}	B port		1.2 0 10 3.00	1.03 v to 3.3 v		8			10	ρι

V_{CCI} is the supply voltage associated with the input port.

Submit Document Feedback

(2) V_{CCO} is the supply voltage associated with the output port.

5.7 Timing Requirements: V_{CCA} = 1.2V

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 \text{ V}$

			V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
			TYP	TYP	TYP	TYP	ONT
	Data rate		20	20	20	20	Mbps
t _w	Pulse duration	Data inputs	50	50	50	50	ns

5.8 Timing Requirements: $V_{CCA} = 1.5V \pm 0.1V$

over recommended operating free-air temperature range, V_{CCA} = 1.5V ± 0.1V (unless otherwise noted)

				V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		3.3V 3V	V _{CCB} = 5V ± 0.5V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			50		50		50		50	Mbps
t _w	Pulse duration	Data inputs	20		20		20		20		ns

5.9 Timing Requirements: V_{CCA} = 1.8V ± 0.15V

over recommended operating free-air temperature range, V_{CCA} = 1.8V ± 0.15V (unless otherwise noted)

			V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		V _{CCB} = 5V ± 0.5V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			52		60		60		60	Mbps
t _w	Pulse duration	Data inputs	19		17		17		17		ns

5.10 Timing Requirements: $V_{CCA} = 2.5V \pm 0.2V$

over recommended operating free-air temperature range, V_{CCA} = 2.5V ± 0.2V (unless otherwise noted)

			V _{CCB} = 2.5V ± 0.2V				V _{CCB} = 5V ± 0.5V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			70		100		100	Mbps
t _w	Pulse duration	Data inputs	14		10		10		ns

5.11 Timing Requirements: $V_{CCA} = 3.3V \pm 0.3V$

over recommended operating free-air temperature range, V_{CCA} = 3.3V \pm 0.3V (unless otherwise noted)

			V _{CCB} = 3 ± 0.3V	.3V ′	V _{CCB} = ± 0.5	= 5V 5V	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
t _w	Pulse duration	Data inputs	10		10		ns

5.12 Switching Characteristics: $V_{CCA} = 1.2V$ (DGS/RUK/RKS)

 $T_A = 25^{\circ}C, V_{CCA} = 1.2V$

PARAMETER	FROM	то	V _{CCB} = 1.8V	V _{CCB} = 2.5V	V _{CCB} = 3.3V	V _{CCB} = 5V	UNIT
TAKAMETEK	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	Oitii
+	Α	В	9.5	7.9	7.6	8.5	no
^L pd	В	Α	9.2	8.8	8.4	8	ns

 $T_A = 25^{\circ}C, V_{CCA} = 1.2V$

PARAMETER	FROM	то	V _{CCB} = 1.8V	V _{CCB} = 2.5V	V _{CCB} = 3.3V	V _{CCB} = 5V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	UNIT
+	OE	A	1	1	1	1	IIC.
t _{en}	OL	В	1	1	1	1	μs
4	OE	Α	392	392	392	392	ns
t _{dis}	OL	В	392	392	392	392	115
t _{rA} , t _{fA}	A-port rise a	ind fall times	4.1	4.4	4.1	3.9	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times	5	5	5.1	5.1	ns
t _{SK(O)}	Channel-to-c	channel skew	2.4	1.7	1.9	7	ns
Max data rate			20	20	20	20	Mbps

5.13 Switching Characteristics: $V_{CCA} = 1.2V$ (Other Packages)

 $T_A = 25^{\circ}C, V_{CCA} = 1.2V$

PARAMETER	FROM	то	V _{CCB} = 1.8V	V _{CCB} = 2.5V	V _{CCB} = 3.3V	V _{CCB} = 5V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	ONII
•	Α	В	9.5	7.9	7.6	8.5	ns
t _{pd}	В	Α	9.2	8.8	8.4	8	115
4	OE	A	1	1	1	1	
t _{en}	OE	В	1	1	1	1	μs
4	OE	Α	20	17	17	18	ns
t _{dis}	OL	В	20	16	15	15	115
t _{rA} , t _{fA}	A-port rise a	nd fall times	4.1	4.4	4.1	3.9	ns
t _{rB} , t _{fB}	B-port rise a	ind fall times	5	5	5.1	5.1	ns
t _{SK(O)}	Channel-to-c	channel skew	2.4	1.7	1.9	7	ns
Max data rate			20	20	20	20	Mbps

5.14 Switching Characteristics: $V_{CCA} = 1.5V \pm 0.1V$ (DGS/RUK/RKS)

over recommended operating free-air temperature range, $V_{CCA} = 1.5V \pm 0.1V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		V _{CCB} = 5V ± 0.5V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	Α	В	1.4	12.9	1.2	10.1	1.1	10	8.0	9.9	
t _{pd}	В	Α	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
	OE	Α		1		1		1		1	
t _{en}	OE .	В		1		1		1		1	μs
	OE	A	278	390	236	305	236	305	236	305	ns
t _{dis}	OL	В	278	390	236	305	236	305	236	305	
t _{rA} , t _{fA}	A-port rise a	nd fall times	0.8	6.5	0.8	6.3	0.8	6.3	0.8	6.3	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times	1	7.3	0.7	4.9	0.7	4.6	0.6	4.6	ns
t _{SK(O)}	Channel-to-c	hannel skew		2.6		1.9		1.6		1.3	ns
Max data rate			50		50		50		50		Mbps

5.15 Switching Characteristics: $V_{CCA} = 1.5V \pm 0.1V$ (Other Packages)

over recommended operating free-air temperature range, $V_{CCA} = 1.5V \pm 0.1V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.8V ± 0.15V		2.5V 2V	V _{CCB} = 3.3V ± 0.3V		V _{CCB} = 5V ± 0.5V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+	Α	В	1.4	12.9	1.2	10.1	1.1	10	8.0	9.9	
t _{pd}	В	A	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
+	OE	A		1		1		1		1	ше
t _{en}	OE .	В		1		1		1		1	μs
+	OE	A	6.6	33	6.4	25.3	6.1	23.1	5.9	24.6	
t _{dis}	OE	В	6.6	35.6	5.8	25.6	5.5	22.1	5.6	20.6	ns
t _{rA} , t _{fA}	A-port rise a	nd fall times	0.8	6.5	0.8	6.3	0.8	6.3	0.8	6.3	ns
t _{rB} , t _{fB}	B-port rise a	ind fall times	1	7.3	0.7	4.9	0.7	4.6	0.6	4.6	ns
t _{SK(O)}	Channel-to-c	channel skew		2.6		1.9		1.6		1.3	ns
Max data rate			50		50		50		50		Mbps

5.16 Switching Characteristics: $V_{CCA} = 1.8V \pm 0.15V$ (DGS/RUK/RKS)

over recommended operating free-air temperature range, V_{CCA} = 1.8V ± 0.15V (unless otherwise noted)

PARAMETER	FROM (INPUT)	FROM TO (INPUT) (OUTPUT)		V _{CCB} = 1.8V V _{CCB} = 2.5 ± 0.15V ± 0.2V			/ ± 0.3V		V _{CCB} = 5V ± 0.5V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
+	Α	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	ns	
t _{pd}	В	Α	1.5	12	1.2	8.4	0.8	7.6	0.5	7.1	115	
4	OE	Α		1		1		1		1		
t _{en}	ÜE	В		1		1		1		1	μs	
	OE	Α	278	389	191	253	190	248	189	248		
t _{dis}	OE	В	278	389	191	253	190	248	189	248	ns	
t _{rA} , t _{fA}	A-port rise a	nd fall times	0.7	5.1	0.7	5	1	5	0.7	5	ns	
t _{rB} , t _{fB}	B-port rise a	ind fall times	1	7.3	0.7	5	0.7	3.9	0.6	3.8	ns	
t _{SK(O)}	Channel-to-c	channel skew		0.8		0.7		0.6		0.6	ns	
Max data rate			52		60		60		60		Mbps	

5.17 Switching Characteristics: $V_{CCA} = 1.8V \pm 0.15V$ (Other Packages)

over recommended operating free-air temperature range, $V_{CCA} = 1.8V \pm 0.15V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		V _{CCB} = 5V ± 0.5V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	Α	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	
t _{pd}	В	Α	1.5	12	1.2	8.4	0.8	7.6	0.5	7.1	ns
4	OE	Α		1		1		1		1	-10
t _{en}	OE	В		1		1		1		1	μs
	OE	Α	5.9	26.7	5.6	21.6	5.4	18.9	4.8	18.7	20
t _{dis}	OE	В	6.1	33.9	5.2	23.7	5	19.9	5	17.6	ns
t _{rA} , t _{fA}	A-port rise a	ind fall times	0.7	5.1	0.7	5	1	5	0.7	5	ns
t _{rB} , t _{fB}	B-port rise and fall times		1	7.3	0.7	5	0.7	3.9	0.6	3.8	ns
t _{SK(O)}	Channel-to-c		0.8		0.7		0.6		0.6	ns	

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



over recommended operating free-air temperature range, V_{CCA} = 1.8V ± 0.15V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8V ± 0.15V		V _{CCB} = 2.5V ± 0.2V		V _{CCB} = 3.3V ± 0.3V		V _{CCB} = 5V ± 0.5V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Max data rate			52		60		60		60		Mbps

5.18 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$ (DGS/RUK/RKS)

over recommended operating free-air temperature range, V_{CCA} = 2.5V ± 0.2V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 2.5V ± 0.2V		3.3V V	V _{CCB} = 5V ± 0.5V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
4	A	В	1.1	6.4	1	5.3	0.9	4.7	ns	
t _{pd}	В	A	1	7	0.6	5.6	0.3	4.4	115	
4	OE	A		1		1		1		
t _{en}	OE	В		1		1		1	μs	
	OE	A	190	252	137	184	133	169	200	
t _{dis}	OE	В	190	252	137	184	133	169	ns	
t _{rA} , t _{fA}	A-port rise a	nd fall times	0.8	3.6	0.6	3.6	0.5	3.5	ns	
t _{rB} , t _{fB}	B-port rise a	nd fall times	0.6	4.9	0.7	3.9	0.6	3.2	ns	
t _{SK(O)}	Channel-to-c	channel skew		0.4	-	0.3		0.3	ns	
Max data rate			70		100		100		Mbps	

5.19 Switching Characteristics: $V_{CCA} = 2.5V \pm 0.2V$ (Other Packages)

over recommended operating free-air temperature range, $V_{CCA} = 2.5V \pm 0.2V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 2.5V ± 0.2V		3.3V V	V _{CCB} = 5V ± 0.5V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
	A	В	1.1	6.4	1	5.3	0.9	4.7	20	
t_{pd}	В	Α	1	7	0.6	5.6	0.3	4.4	ns	
	OE	Α		1		1		1		
t _{en}	OE	В		1		1		1	μs	
	OE	A	5	16.9	4.9	15	4.5	13.8	20	
t_{dis}	OE	В	4.8	21.8	4.5	17.9	4.4	15.2	ns	
t _{rA} , t _{fA}	A-port rise a	and fall times	0.8	3.6	0.6	3.6	0.5	3.5	ns	
t _{rB} , t _{fB}	B-port rise a	and fall times	0.6	4.9	0.7	3.9	0.6	3.2	ns	
t _{SK(O)}	Channel-to-c	channel skew		0.4		0.3		0.3	ns	
Max data rate			70		100		100		Mbps	

5.20 Switching Characteristics: $V_{CCA} = 3.3V \pm 0.3V$ (DGS/RUK/RKS)

over recommended operating free-air temperature range, $V_{CCA} = 3.3V \pm 0.3V$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 3 ± 0.3\	.3V /	V _{CCB} = 9 ± 0.5V	UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	
.	Α	В	0.9	4.9	0.8	4	ns
^L pd	В	Α	0.5 5.4		0.2		115
4	OE	Α		1		1	
^L en	OE	В		1		1	μs

over recommended operating free-air temperature range, V_{CCA} = 3.3V ± 0.3V (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 3 ± 0.3\		V _{CCB} = ± 0.5\	UNIT	
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	
4	OE	A	137	183	97.6	127	no
t _{dis}	OE	В	137	183	97.6	127	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.5	3	0.5	3	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.7	3.9	0.6	3.2	ns
t _{SK(O)}	Channel-to-c		0.4		0.3	ns	
Max data rate					100		Mbps

5.21 Switching Characteristics: $V_{CCA} = 3.3V \pm 0.3V$ (Other Packages)

over recommended operating free-air temperature range, $V_{CCA} = 3.3V \pm 0.3V$ (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = 3 ± 0.3\		V _{CCB} = ± 0.5\	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
+	A	В	0.9	4.9	0.8	4	ns
t _{pd}	В	A	0.5	5.4	0.2	4	115
+	OE	A		1		1	110
t _{en}	OE	В		1		1	μs
	OE	A	4.5	13.9	4.1	12.4	no
t _{dis}	OE	В	4.1	17.3	4	14.4	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.5	3	0.5	3	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.7	3.9	0.6	3.2	ns
t _{SK(O)}	Channel-to-c	channel skew		0.4		0.3	ns
Max data rate			100		100		Mbps

5.22 Operating Characteristics

 $T_A = 25^{\circ}C$


			V _{CCA}							
			1.2V	1.2V	1.5V	1.8V	2.5V	2.5V	3.3V	
	PARAMETER	TEST CONDITIONS				V _{CCB}				UNIT
FANAMETER		TEOT CONDITIONS	5V	1.8V	1.8V	1.8V	2.5V	5V	3.3V to 5V	
			TYP	TYP	TYP	TYP	TYP	TYP	TYP	
C	A-port input, B-port output	$C_1 = 0, f = 10MHz,$	9	8	7	7	7	7	8	
C _{pdA}	B-port input, A-port output	$t_r = t_f = 1$ ns,	12	11	11	11	11	11	11	
_	A-port input, B-port output	OE = V _{CCA}	35	26	27	27	27	27	28	- pF
C _{pdB}	B-port input, A-port output	(outputs enabled)	26	19	18	18	18	20	21	1
_	A-port input, B-port output	$C_1 = 0, f = 10MHz,$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C _{pdA}	B-port input, A-port output	$t_r = t_f = 1 \text{ns},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF
	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.03	
C _{pdB}	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.03	

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



5.23 Typical Characteristics




Ē 5.0 input capacitance 4.0 3.0 2.0 Ē 1.0 8 -40 C 0.0 0 0.5 1 1.5 2 2.5 3.5 V_{CCA} (V) $V_{CCB} = 3.3V$

Figure 5-1. Input Capacitance for OE Pin (C_I) vs Power Supply (V_{CCA})

V_{CCA} = 1.8V

Figure 5-2. Capacitance for A Port I/O Pins (C_{IO}) vs Power Supply (V_{CCA})




6.0

Figure 5-3. Capacitance fpr B Port I/O Pins (C_{IO}) vs Power Supply (V_{CCB})

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

6 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $dv/dt \geq$ 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- $\begin{array}{ll} \text{E.} & \text{V}_{CCI} \text{ is the V}_{CC} \text{ associated with the input port.} \\ \text{F.} & \text{V}_{CCO} \text{ is the V}_{CC} \text{ associated with the output port.} \\ \end{array}$
- G. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuits and Voltage Waveforms

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback




7 Detailed Description

7.1 Overview

The TXB0108 device is an 8-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2V to 3.6V, while the B port can accept I/O voltages from 1.65V to 5.5V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS products.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Architecture

The TXB0108 architecture (see Figure 7-1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0108 can maintain a high or low, but are designed to be weak so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction. The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70Ω at VCCO = 1.2V to 1.8V, 50Ω at VCCO = 1.8V to 3.3V and 40Ω at VCCO = 3.3V to 5V.





Figure 7-1. Architecture of TXB0108 I/O Cell

7.3.2 Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0108 are shown in Figure 7-2. For proper operation, the device driving the data I/Os of the TXB0108 must have drive strength of at least ± 2 mA.



A. V_T is the input threshold voltage of the TXB0108 (typically $V_{CCI}/2$)

B. V_D is the supply voltage of the external driver.

Figure 7-2. Typical I_{IN} vs V_{IN} Curve

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

7.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round-trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0108 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects.

7.3.4 Enable and Disable

The TXB0108 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (tdis) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (ten) indicates the amount of time the user must allow for the one-shot circuitry to become operational after the OE is high.

7.3.5 Pullup or Pulldown Resistors on I/O Lines

The TXB0108 is designed to drive capacitive loads of up to 70pF. The output drivers of the TXB0108 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than $50k\Omega$ to ensure that they do not contend with the output drivers of the TXB0108. For the same reason, the TXB0108 should not be used in applications such as I2C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

7.4 Device Functional Modes

The TXB0108 device has two functional modes, enabled and disabled. To disable the device, set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.

Product Folder Links: TXB0108

Copyright © 2025 Texas Instruments Incorporated

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TXB0108 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for opendrain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended to be larger than $50k\Omega$.

8.2 Typical Application




Figure 8-1. Typical Operating Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1. Make sure the VCCA ≤VCCB.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.2V to 3.6V
Output voltage range	1.65V to 5.5V

8.2.2 Detailed Design Procedure

Copyright © 2025 Texas Instruments Incorporated

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXB0108 device to determine the input voltage range. For a valid logic high the value must exceed the VIH of the input port. For a valid logic low, the value must be less than the VIL of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXB0108 device is driving to determine the output voltage range.



– Do not recommend having the external pullup or pulldown resistors. If mandatory, it is recommended the value should be larger than $50k\Omega$.

An external pulldown or pullup resistor decreases the output V_{OH} and V_{OL} . Use the below equations to draft estimate the V_{OH} and V_{OL} as a result of an external pulldown and pullup resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5k\Omega)$$

$$V_{OL} = V_{CCx} \times 4.5 k\Omega / (R_{PU} + 4.5 k\Omega)$$

Where:

- V_{CCx} is the output port supply voltage on either VCCA or VCCB.
- R_{PD} is the value of the external pull down resistor.
- R_{PU} is the value of the external pull up resistor.
- 4.5k Ω is the counting the variation of the serial resistor 4k Ω in the I/O line. Refer to the Effects of external pullup and pulldown resistors on TXB application note.

8.2.3 Application Curves




Figure 8-2. Level-Translation of a 2.5MHz Signal

9 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0108-Q1 has circuitry that disables all output ports when either VCC is switched off ($V_{CCA/B} = 0V$).

The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power-up or power-down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.


10 Layout

10.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V_{CCA},
 V_{CCB} pin and GND pin.
- · Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 10ns, ensuring that any reflection encounters low impedance at the source driver.

10.2 Layout Example





11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision J (February 2025) to Revision K (July 2025)	Page
Updated DQS package	
Changes from Revision I (December 2024) to Revision J (February 2025)	Page
Added DGS and RKS package options to Device Information table	1
Updated thermal information for RUK, DGS and RKS packages	
Changes from Revision H (August 2020) to Revision I (December 2024) Added RUK package option to Device Information table	Page1
Changes from Revision G (December 2018) to Revision H (August 2020)	Page
Updated the numbering format for tables, figures and cross-references throughout	t the document1
Added NME package option to Device Information table	1
Added NME package to Pin Assignments table	3

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TXB0108DGSR	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108DGSR.A	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108DQSR	Active	Production	USON (DQS) 20	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	5MR 5MH
TXB0108DQSR.A	Active	Production	USON (DQS) 20	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	5MR 5MH
TXB0108DQSR.B	Active	Production	USON (DQS) 20	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	5MR 5MH
TXB0108NMER	Active	Production	NFBGA (NME) 20	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	29WW
TXB0108NMER.B	Active	Production	NFBGA (NME) 20	2500 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	29WW
TXB0108PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108PWR.B	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108PWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108RGYR	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE08
TXB0108RGYR.A	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE08
TXB0108RGYR.B	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE08
TXB0108RGYRG4	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE08
TXB0108RGYRG4.A	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE08
TXB0108RGYRG4.B	Active	Production	VQFN (RGY) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE08
TXB0108RUKR	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE08
TXB0108YZPR	Active	Production	DSBGA (YZP) 20	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5M
TXB0108YZPR.B	Active	Production	DSBGA (YZP) 20	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5M
TXB0108YZPR2	Active	Production	DSBGA (YZP) 20	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	EK
TXB0108YZPR2.B	Active	Production	DSBGA (YZP) 20	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	EK
TXB0108ZXYR	Obsolete	Production	BGA MICROSTAR JUNIOR (ZXY) 20	-	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXB0108:

Automotive: TXB0108-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 29-Sep-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0108DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
TXB0108DQSR	USON	DQS	20	3000	177.8	12.4	2.21	4.22	0.81	4.0	12.0	Q1
TXB0108NMER	NFBGA	NME	20	2500	330.0	12.4	2.85	3.4	1.34	4.0	12.0	Q2
TXB0108PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TXB0108RGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TXB0108RGYRG4	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
TXB0108RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TXB0108YZPR	DSBGA	YZP	20	3000	180.0	8.4	1.99	2.49	0.56	4.0	8.0	Q1
TXB0108YZPR2	DSBGA	YZP	20	3000	180.0	8.4	1.99	2.49	0.56	4.0	8.0	Q2




www.ti.com 29-Sep-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0108DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
TXB0108DQSR	USON	DQS	20	3000	202.0	201.0	28.0
TXB0108NMER	NFBGA	NME	20	2500	336.6	336.6	31.8
TXB0108PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
TXB0108RGYR	VQFN	RGY	20	3000	353.0	353.0	32.0
TXB0108RGYRG4	VQFN	RGY	20	3000	353.0	353.0	32.0
TXB0108RUKR	WQFN	RUK	20	3000	367.0	367.0	35.0
TXB0108YZPR	DSBGA	YZP	20	3000	182.0	182.0	20.0
TXB0108YZPR2	DSBGA	YZP	20	3000	182.0	182.0	20.0




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



DQS (R-PUSON-N20)

PLASTIC SMALL OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



YZP (R-XBGA-N20)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



3 x 3, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.





- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated