
FEATURES

- Specified Make-Before-Break Switching
- Low ON-State Resistance (1 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

APPLICATIONS

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

VSSOP PACKAGE (TOP VIEW)



DESCRIPTION

The TS5A23160 is a dual single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

FUNCTION TABLE

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SUMMARY OF CHARACTERISTICS(1)

Configuration	Dual 2:1 Multiplexer/ Demultiplexer (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	0.9 Ω
ON-state resistance match (Δr _{on})	0.1 Ω
ON-state resistance flatness (r _{on(flat)})	0.15 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	2.5 ns/6 ns
Make-before-break time (t _{MBB})	5.5 ns
Charge injection (Q _C)	1 pC
Bandwidth (BW)	95 MHz
OFF isolation (O _{ISO})	–64 dB at 1 MHz
Crosstak (X _{TALK})	-64 dB at 1 MHz
Total harmonic distortion (THD)	0.004%
Leakage current (I _{NC(OFF)})	±20 nA
Power-supply current (I ₊)	0.1 μΑ
Package option	10-pin VSSOP

(1) $V_+ = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	VSSOP - DGS (MSOP)	Tape and reel	TS5A23160DGSR	PREVIEW

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Absolute Maximum Ratings(1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.5	6.5	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ⁽³⁾⁽⁴⁾⁽⁵⁾		-0.5	V ₊ + 0.5	V
I _K	Analog port diode current	V_{NC} , V_{NO} , V_{COM} < 0 or V_{NC} , V_{NO} , V_{COM} > V_{+}	-50	50	mA
I _{NC}	On-state switch current		-200	200	
I _{NO} I _{COM}	On-state peak switch current ⁽⁶⁾	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_+	-400	400	mA
V_{I}	Digital input voltage range (3)(4)		-0.5	6.5	V
I _{IK}	Digital input clamp current	V ₁ < 0	-50		mA
I ₊	Continuous current through V+			100	mA
I _{GND}	Continuous current through GND		-100	100	mA
θ_{JA}	Package thermal impedance ⁽⁷⁾			165	°C/W
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle
- (7) The package thermal impedance is calculated in accordance with JESD 51-7.

TS5A23160 0.9- Ω DUAL SPDT ANALOG SWITCH 5-V/3.3-V 2-CHANNEL 2:1 MULTIPLEXER/DEMULTIPLEXER

TEXAS INSTRUMENTS www.ti.com

SCDS210A-AUGUST 2005-REVISED APRIL 2006

Electrical Characteristics for 5-V Supply⁽¹⁾

 V_{+} = 4.5 V to 5.5 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								·	
Analog signal range	V_{COM}, V_{NO}, V_{NC}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C Full	4.5 V		0.8	1.1	Ω
ON-state resistance	r _{on}	V_{NO} or $V_{NC} = 2.5 \text{ V}$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 14	25°C Full	4.5 V		0.7	0.9	Ω
ON-state				25°C			0.05	0.1	
resistance match between channels	$\Delta r_{\sf on}$	V_{NO} or V_{NC} = 2.5 V, I_{COM} = -100 mA,	Switch ON, See Figure 14	Full	4.5 V			0.1	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.15		
resistance flatness	r _{on(flat)}	V _{NO} or V _{NC} = 1 V, 1.5 V, 2.5 V,	Switch ON,	25°C	4.5 V		0.1	0.25	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.25	
		V_{NC} or $V_{NO} = 1 V$,		25°C		-20	2	20	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} &V_{COM} = 4.5 \text{ V},\\ &\text{or}\\ &V_{NC} \text{ or } V_{NO} = 4.5 \text{ V},\\ &V_{COM} = 1 \text{ V}, \end{aligned}$	Switch OFF, See Figure 15	Full	5.5 V	-150		150	nA
Carroni	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 5.5 V,	Switch OFF,	25°C	0 V	-1		1	μА
	I _{NO(PWROFF)}	$V_{COM} = 5.5 \text{ V to } 0,$	See Figure 15	Full	UV	-20		20	μΑ
NC, NO		V_{NC} or $V_{NO} = 1 V$,	0 % 1 0 1	25°C		-20		20	
ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$V_{COM} = Open,$ V_{NC} or $V_{NO} = 4.5 V,$ $V_{COM} = Open,$	Switch ON, See Figure 16	Full	5.5 V	-150		150	nA
СОМ		V_{NC} or $V_{NO} = 0$ to 5.5 V,	Switch OFF,	25°C		-1	0.1	1	
OFF leakage current	I _{COM(PWROFF)}	$V_{COM} = 5.5 \text{ V to } 0,$	See Figure 15	Full	0 V	-20		20	μΑ
СОМ		V_{NC} or V_{NO} = Open,		25°C		-20	2	20	
ON leakage current	I _{COM(ON)}	$V_{COM} = 1 \text{ V},$ $V_{NC} \text{ or } V_{NO} = \text{Open},$ $V_{COM} = 4.5 \text{ V},$	Switch ON, See Figure 16	Full	5.5 V	-150		150	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 5-V Supply (continued)

 $\rm V_{+} = 4.5~V$ to 5.5 V, $\rm T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T_A	V ₊	MIN	TYP	MAX	UNIT
Digital Control	Inputs (IN1, II	N2) ⁽²⁾							
Input logic high	V_{IH}			Full		2.4		5.5	V
Input logic low	V_{IL}			Full		0		0.8	V
Input leakage	1 1	V _I = 5.5 V or 0		25°C	5.5 V	-2		2	nA
current	I _{IH} , I _{IL}	V ₁ = 5.5 V OI U		Full	5.5 V	-1		1	μΑ
Dynamic									
		$V_{COM} = V_+,$	$C_L = 35 \text{ pF},$	25°C	5 V	1	2.5	5.5	
Turn-on time	t _{ON}	$R_L = 50 \Omega,$	See Figure 18	Full	4.5 V to 5.5 V	0.5		6.5	ns
		$V_{COM} = V_+,$	$C_1 = 35 \text{ pF},$	25°C	5 V	2	6	10	
Turn-off time	t _{OFF}	$R_L = 50 \Omega,$	See Figure 18	Full	4.5 V to 5.5 V	0.5		13.5	ns
Make-before		V V	C 25 x 5	25°C	5 V		5.5		
break time	t _{MBB}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 19	Full	4.5 V to 5.5 V	2		9.5	ns
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 23	25°C	5 V		1		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 17	25°C	5 V		18		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	5 V		55		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 17	25°C	5 V		55		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 17	25°C	5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	5 V		95		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 21	25°C	5 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 22	25°C	5 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 \text{ pF},$	f = 20 Hz to 20 kHz, See Figure 24	25°C	5 V		0.004		%
Supply									
Positive supply		$V_1 = V_+$ or GND,	Switch ON or OFF	25°C	5.5 V		10		nA
current	I ₊	v ₁ - v ₊ or GivD,	SWILCH ON OF OFF	Full	3.5 V			0.5	μΑ

⁽²⁾ All unused digital inputs of the device must be held at V+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS5A23160 0.9- Ω DUAL SPDT ANALOG SWITCH 5-V/3.3-V 2-CHANNEL 2:1 MULTIPLEXER/DEMULTIPLEXER



SCDS210A-AUGUST 2005-REVISED APRIL 2006

Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	TA	٧ ₊	MIN	TYP	MAX	UNIT
Analog Switch								,	
Analog signal range	$V_{\mbox{\scriptsize COM}}, V_{\mbox{\scriptsize NO}}, \ V_{\mbox{\scriptsize NC}}$					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C Full	3 V		1.3	1.6	Ω
ON-state resistance	r _{on}	V_{NO} or $V_{NC} = 2 V$, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 14	25°C	3 V		1.2	1.5	Ω
ON-state		COM = TOO TITA,	Occ rigure 14	Full 25°C			0.01	0.15	
resistance match between channels	$\Delta r_{\sf on}$	V_{NO} or $V_{NC} = 2 \text{ V}$, 0.8 V, $I_{COM} = -100 \text{ mA}$,	Switch ON, See Figure 14	Full	3 V		0.01	0.15	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 14	25°C			0.2		
resistance flatness	r _{on(flat)}	V_{NO} or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	3 V		0.15	0.3	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 14	Full				0.3	
		V_{NC} or $V_{NO} = 1 \text{ V}$,		25°C		-20	2	20	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} &V_{COM} = 3 \text{ V,} \\ &\text{or} \\ &V_{NC} \text{ or } V_{NO} = 3 \text{ V,} \\ &V_{COM} = 1 \text{ V,} \end{aligned}$	Switch OFF, See Figure 15	Full	3.6 V	– 50		50	nA
	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 3.6 V,	Switch OFF,	25°C	0 V	-1	0.2	1	μΑ
	I _{NO(PWROFF)}	$V_{COM} = 3.6 \text{ V to } 0,$	See Figure 15	Full	O V	-15		15	μΑ
NO NO		V_{NC} or $V_{NO} = 1 \text{ V}$,		25°C		-20	2	20	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 16	Full	3.6 V	-20		20	nA
COM		V_{NC} or $V_{NO} = 3.6 \text{ V to } 0$,	Switch OFF,	25°C		-1	0.2	1	
OFF leakage current	I _{COM(PWROFF)}	$V_{COM} = 0 \text{ to } 3.6 \text{ V},$	See Figure 15	Full	0 V	-15		15	μΑ
COM		V _{NC} or V _{NO} = Open,	0 1: 1 01:	25°C		-20	2	20	
ON leakage current	I _{COM(ON)}	$V_{COM} = 1 \text{ V},$ $V_{NC} \text{ or } V_{NO} = \text{Open},$ $V_{COM} = 3 \text{ V},$	Switch ON, See Figure 16	Full	3.6 V	-20		20	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 3.3-V Supply (continued)

 $\rm V_{+} = 3~V$ to 3.6 V, $\rm T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Digital Control I	nputs (IN1, IN	2) ⁽²⁾							
Input logic high	V_{IH}			Full		2		5.5	V
Input logic low	V_{IL}			Full		0		8.0	V
Input leakage	1 1	V _I = 5.5 V or 0		25°C	3.6 V	-2		2	nA
current	I _{IH} , I _{IL}	V ₁ = 5.5 V 0I 0		Full	3.0 V	-20		20	IIA
Dynamic				·					
		$V_{COM} = V_+,$	C _L = 35 pF,	25°C	3.3 V	1.5	3.5	6.5	
Turn-on time	t _{ON}	$R_L = 50 \Omega$	See Figure 18	Full	3 V to 3.6 V	0.5		8	ns
		$V_{COM} = V_+,$	$C_1 = 35 \text{ pF},$	25°C	3.3 V	2.5	7	11.5	
Turn-off time	t _{OFF}	$R_L = 50 \Omega,$	See Figure 18	Full	3 V to 3.6 V	1		14.5	ns
Make-before		V - V	C = 25 pE	25°C	3.3 V		5.5		
break time	t_{MBB}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 19	Full	3 V to 3.6 V	2		9.5	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 23	25°C	3.3 V		3		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V _{NC} or V _{NO} = V ₊ or GND, Switch OFF,	See Figure 17	25°C	3.3 V		18		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	3.3 V		56		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 17	25°C	3.3 V		56		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or GND},$	See Figure 17	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	3.3 V		95		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 21	25°C	3.3 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \ \Omega,$ f = 1 MHz,	Switch ON, See Figure 22	25°C	3.3 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ \text{pF},$	f = 20 Hz to 20 kHz, See Figure 24	25°C	3.3 V		0.01		%
Supply									
Positive supply	1	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	3.6 V		10		nA
current	I ₊	VI - V+ OI GIND,	SWILCH ON OF OFF	Full	3.0 V			100	ш

⁽²⁾ All unused digital inputs of the device must be held at V+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS5A23160 0.9- Ω DUAL SPDT ANALOG SWITCH 5-V/3.3-V 2-CHANNEL 2:1 MULTIPLEXER/DEMULTIPLEXER



SCDS210A-AUGUST 2005-REVISED APRIL 2006

Electrical Characteristics for 2.5-V Supply⁽¹⁾

 V_{+} = 2.3 V to 2.7 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V_{COM}, V_{NO}, V_{NC}					0		V ₊	V
Peak ON	r	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$	Switch ON,	25°C	2.3 V		1.8	2.5	Ω
resistance	r _{peak}	$I_{COM} = -8 \text{ mA},$	See Figure 14	Full	2.3 V			2.7	22
ON-state	_	V_{NO} or $V_{NC} = 1.8 \text{ V}$,	Switch ON,	25°C	2.3 V		1.5	2	Ω
resistance	r _{on}	$I_{COM} = -8 \text{ mA},$	See Figure 14	Full	2.5 V			2.4	22
ON-state				25°C			0.15	0.2	
resistance match between channels	Δr _{on}	V_{NO} or $V_{NC} = 1.8 \text{ V}$, 0.8 V, $I_{COM} = -8 \text{ mA}$,	Switch ON, See Figure 14	Full	2.3 V			0.2	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 14	25°C			0.6		
resistance	r _{on(flat)}	V_{NO} or $V_{NC} = 0.8 \text{ V}$,	Switch ON.	25°C	2.3 V		0.6	1	Ω
flatness		$I_{COM} = -8 \text{ V mA},$	See Figure 14	Full				1	
		V_{NC} or $V_{NO} = 0.5 \text{ V}$,		25°C		-20	2	20	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{split} &V_{COM}=2.3 \text{ V,}\\ &\text{or}\\ &V_{NC} \text{ or } V_{NO}=2.3 \text{ V,}\\ &V_{COM}=0.5 \text{ V,} \end{split}$	Switch OFF, See Figure 15	Full	2.7 V	-50		50	μΑ
545	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 2.7 V,	Switch OFF,	25°C	0 V	-1	0.1	1	^
	I _{NO(PWROFF)}	$V_{COM} = 2.7 \text{ V to 0},$	See Figure 15	Full	υv	-10		10	μΑ
		V_{NC} or $V_{NO} = 0.5 \text{ V}$,		25°C		-20	2	20	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 2.3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 16	Full	2.7 V	-20		20	nA
СОМ	_	V_{NC} or $V_{NO} = 2.7 \text{ V to } 0$,	Switch OFF.	25°C		-1	0.1	1	
OFF leakage current	I _{COM(PWROFF)}	$V_{COM} = 0 \text{ to } 2.7 \text{ V},$	See Figure 15	Full	0 V	-10		10	nA
СОМ		V_{NC} or V_{NO} = Open,		25°C		-20	2	20	
ON leakage current	I _{COM(ON)}	$V_{COM} = 0.5 \text{ V},$ $V_{NC} \text{ or } V_{NO} = \text{Open},$ $V_{COM} = 2.3 \text{ V},$	Switch ON, See Figure 16	Full	2.7 V	-20		20	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 2.5-V Supply (continued)

 $\rm V_{+} = 2.3~V$ to 2.7 V, $\rm T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONI	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Digital Control I	nputs (IN1, IN	12) ⁽²⁾							
Input logic high	V_{IH}			Full		1.8		5.5	V
Input logic low	V_{IL}			Full		0		0.6	V
Input leakage		V 55V 0		25°C	0.7.1/	-2		2	^
current	I_{IH},I_{IL}	$V_{I} = 5.5 \text{ V or } 0$		Full	2.7 V	-20		20	nA
Dynamic									
		$V_{COM} = V_+,$	$C_1 = 35 pF$,	25°C	2.5 V	2	4.5	8.5	
Turn-on time	t _{ON}	$R_L = 50 \Omega,$	See Figure 18	Full	2.3 V to 2.7 V	1		10.5	ns
		$V_{COM} = V_+,$	$C_1 = 35 pF$,	25°C	2.5 V	3.5	8.5	13.5	
Turn-off time	t _{OFF}	$R_L = 50 \Omega,$	See Figure 18	Full	2.3 V to 2.7 V	1.5		16.5	ns
Maka bafara		V V	C 25 pF	25°C	2.5 V		6		
Make-before break time	t_{MBB}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 19	Full	2.3 V to 2.7 V	8.5		10	ns
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 23	25°C	2.5 V		4.5		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 17	25°C	2.5 V		18.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V _{NC} or V _{NO} = V ₊ or GND, Switch ON,	See Figure 17	25°C	2.5 V		56.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 17	25°C	2.5 V		56.5		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 17	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	2.5 V		100		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 1 MHz,	Switch OFF, See Figure 21	25°C	2.5 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 1 MHz,	Switch ON, See Figure 22	25°C	2.5 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	2.5 V		0.020		%
Supply									
Positive supply	1	V = V or GND	Switch ON or OFF	25°C	2.7 V		10		nA
current	I ₊	$V_I = V_+ \text{ or GND},$	SWILLII ON UI OFF	Full	2.1 V			50	ш

⁽²⁾ All unused digital inputs of the device must be held at V+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS5A23160 0.9- Ω DUAL SPDT ANALOG SWITCH 5-V/3.3-V 2-CHANNEL 2:1 MULTIPLEXER/DEMULTIPLEXER



SCDS210A-AUGUST 2005-REVISED APRIL 2006

Electrical Characteristics for 1.8-V Supply⁽¹⁾

 V_{+} = 1.65 V to 1.95 V, T_{A} = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	IDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch				*				,	
Analog signal range	V_{COM}, V_{NO}, V_{NC}					0		V ₊	V
Peak ON resistance	r _{peak}	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 14	25°C Full	1.65 V		5	30	Ω
ON-state resistance	r _{on}	V_{NO} or $V_{NC} = 1.5 \text{ V}$, $I_{COM} = -2 \text{ mA}$,	Switch ON, See Figure 14	25°C Full	1.65 V		2	2.5	Ω
ON-state		COM		25°C			0.15	0.4	
resistance match between channels	$\Delta r_{\sf on}$	V_{NO} or $V_{NC} = 1.5 \text{ V}$, $I_{COM} = -8 \text{ V mA}$,	Switch ON, See Figure 14	Full	1.65 V		0.10	0.4	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_+,$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 14	25°C			5		
resistance flatness	r _{on(flat)}	V _{NO} or	Switch ON,	25°C	1.65 V		4.5	1	Ω
namess		$V_{NC} = 0.8 \text{ V}, 1.8 \text{ V},$ $I_{COM} = -8 \text{ mA},$	0.8 V, 1.8 V,	Full					
		V_{NC} or $V_{NO} = 0.3 V$,		25°C		-20	2	20	
NC, NO OFF leakage current	I _{NC(OFF)} , I _{NO(OFF)}	$V_{COM} = 1.65 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V},$	Switch OFF, See Figure 15	Full	1.95 V	-50		50	nA
	I _{NC(PWROFF)} ,	V_{NC} or $V_{NO} = 0$ to 1.95 V,	Switch OFF,	25°C	0 V	-1	0.1	1	μΑ
	I _{NO(PWROFF)}	$V_{COM} = 1.95 \text{ V to 0},$	See Figure 15	Full	0 V	- 5		5	μΑ
NG NO		V_{NC} or $V_{NO} = 0.3 \text{ V}$,		25°C		-20	2	20	
NC, NO ON leakage current	I _{NC(ON)} , I _{NO(ON)}	$V_{COM} = Open,$ or V_{NC} or $V_{NO} = 1.65 V,$ $V_{COM} = Open,$	Switch ON, See Figure 16	Full	1.95 V	-20		20	nA
COM		V _{NC} or	Switch OFF,	25°C		-1	0.1	1	
OFF leakage current	I _{COM(PWROFF)}	$V_{NO} = 1.95 \text{ V to 0},$ $V_{COM} = 0 \text{ to 1.95 V},$	See Figure 15	Full	0 V	- 5		5	μΑ
СОМ		V_{NC} or V_{NO} = Open,		25°C		-20	2	20	
ON leakage current	I _{COM(ON)}	$V_{COM} = 0.3 \text{ V},$ $V_{NC} \text{ or } V_{NO} = \text{Open},$ $V_{COM} = 1.65 \text{ V},$	Switch ON, See Figure 16	Full	1.95 V	-20		20	nA

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



Electrical Characteristics for 1.8-V Supply (continued)


 $\rm V_{+} = 1.65~V$ to 1.95 V, $\rm T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)


PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V.	MIN	TYP	MAX	UNIT
Digital Control	Inputs (IN1, II	N2) ⁽²⁾						,	
Input logic high	V _{IH}			Full		1.5		5.5	V
Input logic low	V_{IL}			Full		0		0.6	V
Input leakage	1 1	V _I = 5.5 V or 0		25°C	1.95 V	-2		2	nA
current	I _{IH} , I _{IL}	V ₁ = 5.5 V OI U		Full	1.95 V	-20		20	ПА
Dynamic									
				25°C	1.8 V	2.5	10	14.5	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 18	Full	1.65 V to 1.95 V	1		17	ns
				25°C	1.8 V	6.5	12.5	21.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 18	Full	1.65 V to 1.95 V	2		24	ns
				25°C	1.8 V		6.5		
Make-before break time	t _{MBB}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 19	Full	1.65 V to 1.95 V	2.5		14	ns
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 23	25°C	1.8 V		5.5		рС
NC, NO OFF capacitance	$C_{NC(OFF)}, \ C_{NO(OFF)}$	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 17	25°C	1.8 V		18.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch ON,	See Figure 17	25°C	1.8 V		56.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 17	25°C	1.8 V		56.5		pF
Digital input capacitance	C _I	$V_I = V_+ \text{ or GND},$	See Figure 17	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 20	25°C	1.8 V		100		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, $f = 1 MHz$,	Switch OFF, See Figure 21	25°C	1.8 V		-64		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 1 MHz$,	Switch ON, See Figure 22	25°C	1.8 V		-64		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 24	25°C	1.8 V		0.060		%
Supply				•				'	
Positive supply	1	V = V or GND	Switch ON or OFF	25°C	1.95 V				nA
current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	Full	1.95 V			50	11/4

⁽²⁾ All unused digital inputs of the device must be held at V+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



TYPICAL PERFORMANCE










Figure 2. r_{on} vs V_{COM} ($V_{+} = 3.3 \text{ V}$)




Figure 3. ron vs V_{COM}




Figure 4. Leakage Current vs Temperature




Figure 5. Leakage Current vs Temperature

Figure 6. Charge Injection (Q_C) vs V_{COM}

TYPICAL PERFORMANCE (continued)




Figure 7. t_{ON} and t_{OFF} vs Supply Voltage




Figure 8. t_{ON} and t_{OFF} vs Temperature (V₊ = 5 V)




Figure 9. Logic Threshold vs V+




Figure 10. Bandwidth (Gain vs Frequency) $(V_+ = 5 V)$




Figure 11. OFF Isolation vs Frequency




Figure 12. Total Harmonic Distortion vs Frequency $(V_+ = 5 \text{ V})$



TYPICAL PERFORMANCE (continued)




Figure 13. Power-Supply Current vs Temperature (V₊ = 5 V)

PIN DESCRIPTION

PIN	NAME	DESCRIPTION					
1	IN1	Digital control to connect COM to NO or NC					
2	NO1	Normally open					
3	GND	Digital ground					
4	NO2	Normally open					
5	IN2	Digital control to connect COM to NO or NC					
6	COM2	Common					
7	NC2	Normally closed					
8	V ₊	Power supply					
9	NC1	Normally closed					
10	COM1	Power supply					



SCDS210A-AUGUST 2005-REVISED APRIL 2006

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or COM and NO ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
Δr_{on}	Difference of ron between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NC(PWROFF)}	Leakage current measured at the NC port during the power-down condition, V+ = 0
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I _{NO(PWROFF)}	Leakage current measured at the NO port during the power-down condition, V+ = 0
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(PWROFF)}	Leakage current measured at the COM port during the power-down condition, V+ = 0
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning ON.
toff	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning OFF.
t _{MBB}	Make-before-break time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C _I	Capacitance of control input (IN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND
-+	Same perior cappy carroin mar are contact (iii) pin at v ₊ or Otto



PARAMETER MEASUREMENT INFORMATION





Figure 14. ON-State Resistance (ron)



 $\textbf{Figure 15. OFF-State Leakage Current (I_{NC(OFF)}, I_{NC(PWROFF)}, I_{NO(OFF)}, I_{NO(PWROFF)}, I_{COM(OFF)}, I_{COM(PWROFF)})}$




Figure 16. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)

PARAMETER MEASUREMENT INFORMATION (continued)





Figure 17. Capacitance (C_I, C_{COM(ON)}, C_{NC(OFF)}, C_{NO(OFF)}, C_{NC(ON)}, C_{NO(ON)})




- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- B. C_L includes probe and jig capacitance.

Figure 18. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



PARAMETER MEASUREMENT INFORMATION (continued)



- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns, $t_f < 5$ ns.
- B. C_L includes probe and jig capacitance.

Figure 19. Make-Before-Break Time (t_{MBB})




Figure 20. Bandwidth (BW)



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 21. OFF Isolation (O_{ISO})




- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_r < 5 \text{ ns}$.
- B. C_L includes probe and jig capacitance.

Figure 22. Crosstalk (X_{TALK})



PARAMETER MEASUREMENT INFORMATION (continued)



A. C_I includes probe and jig capacitance.

Figure 23. Charge Injection (QC)




Figure 24. Total Harmonic Distortion (THD)

7-Oct-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS5A23160DGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JLR
TS5A23160DGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JLR
TS5A23160DGSRG4	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JLR
TS5A23160DGSRG4.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JLR
TS5A23160DGST	Obsolete	Production	VSSOP (DGS) 10	-	-	Call TI	Call TI	-40 to 85	JLR

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23160DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23160DGSRG4	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS5A23160DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0	
TS5A23160DGSRG4	VSSOP	DGS	10	2500	358.0	335.0	35.0	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated