











TS5A2066

SCDS184F - JANUARY 2005-REVISED AUGUST 2018

TS5A2066 Dual-Channel 10-Ω SPST Analog Switch

Features

- Low ON-State Resistance (10 Ω)
- Control Inputs Are 5-V Tolerant
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Applications

- Sample-and-Hold Circuits
- **Battery-Powered Equipment**
- Audio and Video Signal Routing
- Communication Circuits
- Cell Phones
- Low-Voltage Data-Acquisition Systems
- **PDAs**

Description 3

The TS5A2066 device is a dual single-pole singlethrow (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_{CC} can be transmitted in either direction.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SSOP (DCT)	2.95 mm x 2.80 mm
TS5A2066	VSSOP (DCU)	2.30 mm x 2.00 mm
	DSBGA (YZP)	1.25 mm x 2.25 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram






Table of Contents

1	Features 1		8.2 Functional Block Diagram	<mark>2</mark> 1
2	Applications 1		8.3 Feature Description	. 21
3	Description 1		8.4 Device Functional Modes	21
4	Revision History2	9	Application and Implementation	. 22
5	Pin Configuration and Functions		9.1 Application Information	. 22
6	Specifications4		9.2 Typical Application	22
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 23
	6.2 ESD Ratings	11	Layout	. 24
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.4 Thermal Information		11.2 Layout Example	. 24
	6.5 Electrical Characteristics For 5-V Supply	12	Device and Documentation Support	. 25
	6.6 Electrical Characteristics For 3.3-V Supply 7		12.1 Receiving Notification of Documentation Updates	s 25
	6.7 Electrical Characteristics For 2.5-V Supply 9		12.2 Community Resources	25
	6.8 Electrical Characteristics For 1.8-V Supply		12.3 Trademarks	. 25
	6.9 Typical Performance		12.4 Electrostatic Discharge Caution	25
7	Parameter Measurement Information		12.5 Glossary	. 25
8	Detailed Description	13	Mechanical, Packaging, and Orderable	
U	8.1 Overview		Information	. 25
	O.1 OVOIVION			


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision E (June 2017) to Revision F	Page
•	Changed the YZP Package From: Top View To: Bottom View	3
Cł	nanges from Revision D (April 2010) to Revision E	Page
•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted the Summary of Characteristics table	3
•	Changed pin 8 From: V ₊ To: V _{CC} in the pinout images	3
•	Deleted the ON-state resistance Min values of 10 Ω and 12 Ω in the <i>Electrical Characteristics For 3.3-V Suppy</i> table	<mark>7</mark>
•	Deleted the ON-state resistance Min values of 20 Ω in the <i>Electrical Characteristics For 2.5-V Supply</i> table	9
•	Changed Test Conditions for Charge injection From: See Figure 23 To; See Figure 24 in the <i>Electrical Characteristics For 2.5-V Supply</i> table	10
•	Deleted the ON-state resistance Min values of 80 Ω and 90 Ω in the <i>Electrical Characteristics For 1.8-V Supply</i> table.	11
•	Changed V ₊ to V _{CC} in the <i>Typical Performance</i> graphs	13
•	Changed V ₊ to V _{CC} in the <i>Parameter Measurement Information</i> images	




5 Pin Configuration and Functions





YZP Package 8 Pin (DSBGA) Bottom View



Pin Functions

NO.	NAME	DESCRIPTION
1	NO1	Normally open
2	COM1	Common
3	IN2	Digital control to connect COM to NO
4	GND	Digital ground
5	NO2	Normally open
6	COM2	Common
7	IN1	Digital control to connect COM to NO
8	V _{CC}	Power supply



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range ⁽³⁾		-0.5	6.5	V
$V_{NO} \ V_{COM}$	Analog voltage range (3)(4)(5)		-0.5	V _{CC} + 0.5	V
I_{K}	Analog port diode current	V_{NO} , $V_{COM} < 0$ or V_{NO} , $V_{COM} > V_{CC}$	-50	50	mA
I_{NO} I_{COM}	On-state switch current	V_{NO} , $V_{COM} = 0$ to V_{CC}	-50	50	mA
V_{IN}	Digital input voltage range (3)(4)		-0.5	6.5	V
I_{IK}	Digital input clamp current	V _{IN} < 0	-50		mA
I _{CC}	Continuous current through V _{CC}			100	mA
I_{GND}	Continuous current through GND	·	-100	100	mA
T _{stg}	Storage temperature range	·	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	1.65	5.5	V
$V_{NO} V_{COM}$	Analog voltage range	0	V_{CC}	V
V_{IN}	Digital input voltage range	0	5.5	V

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DCT (SSOP)	DCU (VSSOP)	YZP (DSBGA)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	214.1	212.8	99.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	106.8	93.6	1.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	127.8	133.6	29.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	30.2	30.4	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	125.5	133.1	29.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽⁴⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁵⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. .



6.5 Electrical Characteristics For 5-V Supply⁽¹⁾

 V_{CC} = 4.5 V to 5.5 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST	CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V
ON-state resistance	r _{on}	$0 \le V_{NO} \le V_{CC}$, $I_{COM} = -32 \text{ mA}$,	Switch ON, See Figure 16	25°C Full	4.5 V		7.5	10 15	Ω
ON-state				25°C			0.4	1	
resistance match between channels	Δr _{on}	$V_{NO} = 3.15 \text{ V},$ $I_{COM} = -32 \text{ mA},$	Switch ON, SeeFigure 16	Full	4.5 V			3	Ω
ON-state		0 ≤ V _{NO} ≤ V _{CC} ,	Switch ON,	25°C			3.5	5	
resistance flatness	r _{on(flat)}	$I_{\text{COM}} = -32 \text{ mA},$	See Figure 16	Full	4.5 V			8	Ω
		V _{NO} = 1 V,		25°C		-30	-10	30	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 4.5 \text{ V},$ or $V_{NO} = 4.5 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 17	Full	5.5 V	-40		40	nA
		$V_{COM} = 1 V$,		25°C		-50	-8	50	
COM OFF leakage current	I _{COM(OFF)}	$V_{NO} = 4.5 \text{ V},$ or $V_{COM} = 4.5 \text{ V},$ $V_{NO} = 1 \text{ V},$	Switch OFF, See Figure 17	Full	5.5 V	-50		50	nA
		V _{NO} = 1 V,		25°C		-40	-12	40	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 4.5 V,$ $V_{COM} = Open$	Switch ON, See Figure 18	Full	5.5 V	-4		40	nA
		$V_{COM} = 1 V$,		25°C		-70	-30	70	
COM ON leakage current	I _{COM(ON)}	V_{NO} = Open, or V_{COM} = 4.5 V, V_{NO} = Open,	Switch ON, See Figure 18	Full	5.5 V	-70		70	nA
Digital Control I	nput (IN)								
Input logic high	V _{IH}			Full		V _{CC} × 0.7		5.5	V
Input logic low	V _{IL}			Full		0		$V_{CC} \times 0.3$	V
Input leakage current	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C	5.5 V	-0.1	0.05	0.1	μA
Current	'IH' 'IL	. IIV = 0.0 1 01 0		Full		-1		1	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



Electrical Characteristics For 5-V Supply⁽¹⁾ (continued)

 V_{CC} = 4.5 V to 5.5 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	5 V	4.4	5.2	5.8	
Turn-on time	t _{ON}	$V_{COM} = 3 V,$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	4.5 V to 5.5 V	3.4		6.1	ns
				25°C	5 V	1.7	2.6	3.6	
Turn-off time	t _{OFF}	$V_{COM} = 3 V,$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	4.5 V to 5.5 V	1.3		4.2	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	5 V		1		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	5 V		5.5		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V _{CC} or GND,	Switch OFF, See Figure 19	25°C	5 V		5.5		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	5 V		13.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	5 V		13.5		pF
Digital input capacitance	C _{IN}	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	5 V		2.5		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	5 V		300		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	5 V		-68		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	5 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	5 V		0.01%		
Supply									
Positive supply current	I _{CC}	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C Full	5.5 V		0.1	1 5	μΑ



6.6 Electrical Characteristics For 3.3-V Supply⁽¹⁾

 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST C	CONDITIONS	TA	V _{CC}	MIN	TYP	MAX	UNIT
Analog Switch				•					
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V
ON-state resistance	r _{on}	$0 \le V_{NO} \le V_{CC},$ $I_{COM} = -24 \text{ mA},$	Switch ON, See Figure 16	25°C Full	3 V		12	15 20	Ω
ON-state resistance match	$\Delta r_{\sf on}$	V _{NO} = 2.1 V,	Switch ON,	25°C	3 V		0.5	1.5	Ω
between channels	Δion	$I_{COM} = -24 \text{ mA},$	See Figure 16	Full	3 7			3.5	22
ON-state		0 ≤ V _{NO} ≤ V _{CC} ,	Switch ON.	25°C	0.17		7	8	•
resistance flatness	r _{on(flat)}	$I_{COM} = -24 \text{ mA},$	See Figure 16	Full	3 V			12	Ω
		$V_{NO} = 1 V$,		25°C		-30	-6	30	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 3 \text{ V},$ or $V_{NO} = 3 \text{ V},$ $V_{COM} = 1 \text{ V},$	Switch OFF, See Figure 17	Full	3.6 V	-40		40	nA
		$V_{COM} = 1 V$,		25°C		-50	-7	50	
COM OFF leakage current	I _{COM(OFF)}	$V_{NO} = 3 V$, or $V_{COM} = 3 V$, $V_{NO} = 1 V$,	Switch OFF, See Figure 17	Full	3.6 V	-50		50	nA
		$V_{NO} = 1 V$,		25°C		-40	-7	40	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 18	Full	3.6 V	-40		40	nA
		$V_{COM} = 1 V$,		25°C		-70	-20	70	
COM ON leakage current	I _{COM(ON)}	$V_{NO} = Open,$ or $V_{COM} = 3 V,$ $V_{NO} = Open,$	Switch ON, See Figure 18	Full	3.6 V	-70		70	nA
Digital Control Ir	nput (IN)								
Input logic high	V _{IH}			Full		V _{CC} × 0.7		5.5	V
Input logic low	V_{IL}		_	Full		0		$V_{CC} \times 0.3$	V
Input leakage	L. L.	V _{IN} = 5.5 V or 0		25°C	261/	-0.1	0.05	0.1	μA
current	I _{IH} , I _{IL}	VIN = 3.3 V 01 0		Full	3.6 V	-1		1	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



Electrical Characteristics For 3.3-V Supply⁽¹⁾ (continued)

 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V _{CC}	MIN	TYP	MAX	UNIT
Dynamic		1						•	
		V 2.V	C 25 nF	25°C	3.3 V	4.9	5.6	6.4	
Turn-on time	t_{ON}	$V_{COM} = 2 \text{ V},$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	3 V to 3.6 V	4.3		7.1	ns
		V - 2 V	$C_1 = 35 \text{ pF},$	25°C	3.3 V	2	2.7	3.7	
Turn-off time	t _{OFF}	$V_{COM} = 2 \text{ V},$ $R_L = 300 \Omega,$	See Figure 20	Full	3 V to 3.6 V	1.3		4.7	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	3.3 V		0.5		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	3.3 V		5.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	3.3 V		6		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	3.3 V		14		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	3.3 V		14		pF
Digital input capacitance	C _I	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	3.3 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	3.3 V		300		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	3.3 V		-68		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, $f = 10 MHz$,	Switch ON, See Figure 23	25°C	3.3 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	3.3 V	(0.065%		
Supply									
Positive supply	I _{CC}	V _{IN} = V _{CC} or GND	Switch ON or OFF	25°C	3.6 V		0.1	1	μA
current	100	TIN - VCC OF SIND,	5	Full	5.0 V			5	μ, ,



6.7 Electrical Characteristics For 2.5-V Supply⁽¹⁾

 $V_{CC} = 2.3 \text{ V}$ to 2.7 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST	CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V
ON-state resistance	r _{on}	$0 \le V_{NO} \le V_{CC},$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 16	25°C Full	2.3 V		22	30	Ω
ON-state resistance				25°C			0.5	1.5	
match between channels	Δr_{on}	$V_{NO} = 1.6 \text{ V},$ $I_{COM} = -8 \text{ mA},$	Switch ON, SeeFigure 16	Full	2.3 V			5	Ω
ON-state		0 ≤ V _{NO} ≤ V _{CC} ,	Switch ON,	25°C			16	18	
resistance flatness	r _{on(flat)}	$I_{\text{COM}} = -8 \text{ mA},$	See Figure 16	Full	2.3 V			25	Ω
		$V_{NO} = 0.5 V$,		25°C		-30	-5.5	30	
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 2.2 \text{ V},$ or $V_{NO} = 2.2 \text{ V},$ $V_{COM} = 0.5 \text{ V},$	Switch OFF, See Figure 17	Full	2.7 V	-40		40	nA
		$V_{COM} = 0.5 V,$		25°C		-50	-7.5	50	
COM OFF leakage current	I _{COM(OFF)}	$V_{NO} = 2.2 \text{ V},$ or $V_{COM} = 2.2 \text{ V},$ $V_{NO} = 0.5 \text{ V},$	Switch OFF, See Figure 17	Full	2.7 V	-50		50	nA
		$V_{NO} = 0.5 V,$		25°C		-40	-5	40	
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 2.2 \text{ V},$ $V_{COM} = Open,$	Switch ON, See Figure 18	Full	2.7 V	-40		40	nA
		$V_{COM} = 0.5 \text{ V},$		25°C		-70	-12	70	
COM ON leakage current	I _{COM(ON)}	V_{NO} = Open, or V_{COM} = 2.2 V, V_{NO} = Open,	Switch ON, See Figure 18	Full	2.7 V	-70		70	nA
Digital Control I	nput (IN)	,							
Input logic high	V _{IH}			Full		V _{CC} × 0.7		5.5	V
Input logic low	V _{IL}			Full		0		V _{CC} × 0.3	V
Input leakage	I _{IH} , I _{IL}	V _{IN} = 5.5 V or 0		25°C	2.7 V	-0.1	0.05	0.1	пΔ
current	'IH, 'IL	V _{IN} = 3.3 V 01 0		Full	Z.1 V	-1		1	μΑ

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



Electrical Characteristics For 2.5-V Supply⁽¹⁾ (continued)

 V_{CC} = 2.3 V to 2.7 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V _{CC}	MIN	TYP	MAX	UNIT
Dynamic									
		V _{COM} = 1.5 V,	$C_1 = 35 \text{ pF},$	25°C	2.5 V	5.7	6.4	8.1	
Turn-on time	t _{ON}	$R_L = 300 \Omega$	See Figure 20	Full	2.3 V to 2.7 V	4.4		8.5	ns
		V _{COM} = 1.5 V,	$C_1 = 35 pF$,	25°C	2.5 V	2.1	3.1	4.3	
Turn-off time	t _{OFF}	$R_L = 300 \Omega$	See Figure 20	Full	2.3 V to 2.7 V	1.8		4.8	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 0.1 nF, See Figure 24	25°C	2.5 V		0.5		рС
NO OFF capacitance	C _{NO(OFF)}	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	2.5 V		6		pF
COM OFF capacitance	C _{COM(OFF)}	V _{COM} = V _{CC} or GND,	Switch OFF, See Figure 19	25°C	2.5 V		6		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	2.5 V		14		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	2.5 V		14		pF
Digital input capacitance	C _{IN}	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	2.5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	2.5 V		300		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	2.5 V		-68		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 23	25°C	2.5 V		-66		dB
Total harmonic distortion	THD	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 20 Hz to 20 kHz, See Figure 25	25°C	2.5 V		0.35%		
Supply									
Positive supply current	I _{CC}	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C Full	2.7 V		0.1	1 5	μΑ



6.8 Electrical Characteristics For 1.8-V Supply⁽¹⁾

 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT		
Analog Switch											
Analog signal range	V _{COM} , V _{NO}					0		V _{CC}	V		
ON-state		$0 \le V_{NO} \le V_{CC}$	Switch ON,	25°C	1.65 V		85		Ω		
resistance	r _{on}	$I_{COM} = -4 \text{ mA},$	See Figure 16	Full	1.05 V			120	12		
ON-state resistance match between channels	$\Delta r_{\sf on}$	$V_{NO} = 1.15 \text{ V},$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 16	25°C Full	1.65 V		0.9	6	Ω		
ON-state		0 ≤ V _{NO} ≤ V _{CC} ,	Switch ON,	25°C			75	85			
resistance flatness	r _{on(flat)}	$I_{COM} = -4 \text{ mA},$	See Figure 16	Full	1.65 V			100	Ω		
		V _{NO} = 0.3 V,		25°C		-30	-6	30			
NO OFF leakage current	I _{NO(OFF)}	$V_{COM} = 1.65 \text{ V},$ or $V_{NO} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V},$	Switch OFF, See Figure 17	Full	1.95 V	-40		40	nA		
				$V_{COM} = 0.3 V,$		25°C		-50	-7	50	
COM OFF leakage current	I _{COM(OFF)}	$V_{NO} = 1.65 \text{ V},$ or $V_{COM} = 1.65 \text{ V},$ $V_{NO} = 0.3 \text{ V},$	Switch OFF, See Figure 17	Full	1.95 V	-50		50	nA		
		$V_{NO} = 0.3 V$,		25°C		-40	7	40			
NO ON leakage current	I _{NO(ON)}	$V_{COM} = Open,$ or $V_{NO} = 1.65 V,$ $V_{COM} = Open,$	Switch ON, See Figure 18	Full	1.95 V	-40		40	nA		
		$V_{COM} = 0.3 \text{ V},$		25°C		-70	-8.5	70			
COM ON leakage current	I _{COM(ON)}	V_{NO} = Open, or V_{COM} = 1.65 V, V_{NO} = Open,	Switch ON, See Figure 18	Full	Full 1.95 V	-70		70	nA		
Digital Control I	nput (IN)										
Input logic high	V_{IH}			Full		V _{CC} × 0.65		5.5	V		
Input logic low	V _{IL}			Full		0		V _{CC} × 0.35	V		
Input leakage	1 1	V - 5 5 V or 0		25°C	1.95 V	-0.1	0.05	0.1			
current	I _{IH} , I _{IL}	$V_{IN} = 5.5 \text{ V or } 0$		Full	1.95 V	-1		1	μA		

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.




Electrical Characteristics For 1.8-V Supply⁽¹⁾ (continued)

 V_{CC} = 1.65 V to 1.95 V, T_A = -40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST COI	NDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	1.8 V	9.3	10.4	11.5	
Turn-on time	t _{ON}	$V_{COM} = 1.3 \text{ V},$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	1.65 V to 1.95 V	6.8		12.9	ns
				25°C	1.8 V	3.3	4.3	5.2	
Turn-off time	t _{OFF}	$V_{COM} = 1.3 \text{ V},$ $R_L = 300 \Omega,$	C _L = 35 pF, See Figure 20	Full	1.65 V to 1.95 V	2.4		6.5	ns
Charge injection	$Q_{\mathbb{C}}$	$V_{GEN} = 0,$ $R_{GEN} = 0,$	$C_L = 0.1 \text{ nF},$ See Figure 24	25°C	1.8 V		0.5		рС
NO OFF capacitance	$C_{NO(OFF)}$	$V_{NO} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	1.8 V		6		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_{CC}$ or GND,	Switch OFF, See Figure 19	25°C	1.8 V		6		pF
NO ON capacitance	C _{NO(ON)}	$V_{NO} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	1.8 V		14.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{CC}$ or GND,	Switch ON, See Figure 19	25°C	1.8 V		14.5		pF
Digital input capacitance	C_{IN}	$V_{IN} = V_{CC}$ or GND,	See Figure 19	25°C	1.8 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$,	Switch ON, See Figure 21	25°C	1.8 V		293		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 22	25°C	1.8 V		-68		dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10 MHz$,	Switch ON, See Figure 23	25°C	1.8 V		-66		dB
Total harmonic distortion	THD	$R_L = 10 \text{ k}\Omega,$ $C_L = 50 \text{ pF},$	f = 20 Hz to 20 kHz, See Figure 25	25°C	1.8 V		2.7%		
Supply									
Positive supply current	I _{CC}	$V_{IN} = V_{CC}$ or GND,	Switch ON or OFF	25°C Full	1.95 V		0.1	1 5	μΑ



6.9 Typical Performance




Product Folder Links: TS5A2066

Copyright © 2005-2018, Texas Instruments Incorporated


TEXAS INSTRUMENTS

Typical Performance (continued)





Typical Performance (continued)



Submit Documentation Feedback



7 Parameter Measurement Information

Table 1. Parameter Description

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V_{NO}	Voltage at NO
r _{on}	Resistance between COM and NO ports when the channel is ON
$\Delta r_{\sf on}$	Difference of ron between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NO) in the ON state and the output (NO) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V_{IL}	Maximum input voltage for logic low for the control input (IN)
V_{IN}	Voltage at the control input (IN)
$I_{\rm IH},I_{\rm IL}$	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NO or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NO) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NO) is ON
C _{IN}	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NO to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion is defined as the ratio of the root mean square (RMS) value of the second, third, and higher harmonics to the magnitude of fundamental harmonic.
I _{CC}	Static power-supply current with the control (IN) pin at V _{CC} or GND






Figure 16. ON-State Resistance (ron)




Figure 17. OFF-State Leakage Current ($I_{COM(OFF)}$, $I_{NO(OFF)}$)




Figure 18. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NO(ON)}$)







Figure 19. Capacitance (C_{IN}, C_{COM(OFF)}, C_{COM(ON)}, C_{NO(OFF)}, C_{NO(ON)})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- (2) C_L includes probe and jig capacitance.
- (3) See Electrical Characteristics tables for V_{COM} .

Figure 20. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 21. Bandwidth (BW)

Copyright © 2005–2018, Texas Instruments Incorporated Product Folder Links: *TS5A2066*






Figure 22. OFF Isolation (O_{ISO})






Figure 23. Crosstalk (X_{TALK})



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.
- (2) C_L includes probe and jig capacitance.

Figure 24. Charge Injection (Q_C)





(1) C_L includes probe and jig capacitance.

Figure 25. Total Harmonic Distortion (THD)

Product Folder Links: TS5A2066

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The TS5A2066 device is a 2-channel single-pole single-throw (1:1 SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_{CC} can be transmitted in either direction

8.2 Functional Block Diagram



8.3 Feature Description

5-V tolerant control inputs allow 5-V logic levels to be present on the IN pin irrespective of the voltage on VCC pin.

Low ON-resistance and THD performance allows minimal signal distortion through device.

8.4 Device Functional Modes

Table 2 shows the functional modes for TS5A23166.

Table 2. Function Table

IN	NO TO COM, COM TO NO				
L	OFF				
Н	ON				



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A2066 2-channel, 1:1 SPST analog switch is a basic component that could be used in any electrical system design that signal isolation.

9.2 Typical Application




Figure 26. Typical Application Circuit

9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are within the specified ranges in the recommended operating conditions to ensure proper performance.

9.2.2 Detailed Design Procedure

The TS5A2066 can be properly operated without any external components.


Unused signal path pins COM or NO maybe left floating or connected to ground through a $50-\Omega$ resistor to prevent signal reflections back into the device.

TI recommends that the digital control pins (INX) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin. Leaving the logic pins floating may increase I_{CC}. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004), for further details.



Typical Application (continued)

9.2.3 Application Curves



10 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A 0.1- μ F capacitor, connected from VCC to GND, is adequate for most applications. Copyright




11 Layout

11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

11.2 Layout Example






Figure 31. Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow (5)		(6)
TS5A2066DCTR	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAG Z
TS5A2066DCTR.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAG Z
TS5A2066DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	JAGR
TS5A2066DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	JAGR
TS5A2066YZPR	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J4N
TS5A2066YZPR.B	Active	Production	DSBGA (YZP) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J4N

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-May-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A2066DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
TS5A2066DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
TS5A2066YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1



www.ti.com 14-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A2066DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
TS5A2066DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
TS5A2066YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0





NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.





NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated