


Description

The TS5A2053 is a single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals, and signals up to V_+ can be transmitted in either direction.


Applications

- Cell Phones
- Portable Audio Video Equipment
- Battery-Powered Equipment
- Low-Voltage Data-Acquisition Systems
- Test Equipment
- Communication Circuits

SSOP OR VSSOP PACKAGE
(TOP VIEW)



YEP OR YZP PACKAGE
(BOTTOM VIEW)



FUNCTION TABLE

EN	IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	L	ON	OFF
L	H	OFF	ON
H	X	OFF	OFF

Features

- Low ON-State Resistance (10 Ω)
- Control Inputs Are 5-V Tolerant
- Low Charge Injection
- Excellent ON-Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Summary of Characteristics

$V_+ = 5$ V and $T_A = 25$ °C

Configuration	Single Pole Double Throw (SPDT)
Number of channels	1
ON-state resistance (r_{on})	7.5 Ω
ON-state resistance match (Δr_{on})	0.8 Ω
ON-state resistance flatness ($r_{on(flat)}$)	1.7 Ω
Turn-on/turn-off time (t_{ON}/t_{OFF})	6.8 ns/4.1 ns
Charge injection (Q_C)	3 pC
Bandwidth (BW)	330 MHz
OFF isolation (O_{ISO})	-64 dB at 10 MHz
Crosstalk (XTALK)	-68 dB at 10 MHz
Total harmonic distortion (THD)	0.01%
Leakage current ($I_{COM(OFF)}$)	±10 nA
Power-supply current (I_+)	0.1 μA
Package options	8-pin DSBGA, SSOP, or VSSOP



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS5A2053
SINGLE-CHANNEL 10-Ω SPDT ANALOG SWITCH
WITH ENABLE

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

ORDERING INFORMATION

TA	PACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾
–40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	TS5A2053YEPR
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		TS5A2053YZPR
SSOP – DCT	Tape and reel	TS5A2053DCTR	JAF_---
VSSOP – DCU	Tape and reel	TS5A2053DCUR	JAF_

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.

DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

Absolute Minimum and Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
V ₊	Supply voltage range ⁽³⁾	–0.5	6.5	V	
V _{NO} V _{NC} V _{COM}	Analog voltage range ⁽³⁾⁽⁴⁾⁽⁵⁾	–0.5	V ₊ + 0.5	V	
I _K	Analog port diode current	V _{NC} , V _{NO} , V _{COM} < 0 or V _{NO} , V _{NC} , V _{COM} > V ₊	–50	50	mA
I _{NO} I _{NC} I _{COM}	On-state switch current	V _{NC} , V _{NO} , V _{COM} = 0 to V ₊	–50	50	mA
V _I	Digital input voltage range ⁽³⁾⁽⁴⁾	–0.5	6.5	V	
I _{IK}	Digital input clamp current	V _I < 0	–50	mA	
I ₊	Continuous current through V ₊		100	mA	
I _{GND}	Continuous current through GND		–100	mA	
θ _{JA}	Package thermal impedance ⁽⁶⁾	DCT package	220	°C/W	
		DCU package	227		
		YEP/YZP package	102		
T _{stg}	Storage temperature range	–65	150	°C	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) The package thermal impedance is calculated in accordance with JESD 51-7.

Electrical Characteristics for 5-V Supply(1)
 $V_+ = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V _{COM} , V _{NO} , V _{NC}				0	V ₊		V
ON-state resistance	r _{on}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -32 mA, See Figure 13	25°C	4.5 V	7.5	13.8		Ω
			Full			16		
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 3.15 V, I _{COM} = -32 mA, See Figure 13	25°C	4.5 V	0.8			Ω
			Full			4.5		
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -32 mA, See Figure 13	25°C	4.5 V	1.7			Ω
			Full			4.5		
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC(OFF)}	V _{NO} or V _{NC} = 1 V, V _{COM} = 4.5 V, or V _{NO} or V _{NC} = 4.5 V, V _{COM} = 1 V, See Figure 14	25°C	5.5 V	-100	5	100	nA
			Full		-200		200	
COM OFF leakage current	I _{COM(OFF)}	V _{COM} = 1 V, V _{NO} or V _{NC} = 4.5 V, or V _{COM} = 4.5 V, V _{NO} or V _{NC} = 1 V, See Figure 14	25°C	5.5 V	-100	-1	100	nA
			Full		-200		200	
NO, NC ON leakage current	I _{NO(ON)} , I _{NC(ON)}	V _{NO} = 1 V, V _{COM} = Open, or V _{NO} = 4.5 V, V _{COM} = Open, See Figure 15	25°C	5.5 V	-100	5.5	100	nA
			Full		-200		200	
COM ON leakage current	I _{COM(ON)}	V _{COM} = 1 V, V _{NO} or V _{NC} = Open, or V _{COM} = 4.5 V, V _{NO} or V _{NC} = Open, See Figure 15	25°C	5.5 V	-100	-1	100	nA
			Full		-200		200	
Digital Control Inputs (IN, EN)								
Input logic high	V _{IH}		Full		V ₊ × 0.7		5.5	V
Input logic low	V _{IL}		Full		0	V ₊ × 0.3		V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0	25°C	5.5 V	-0.1	0.05	0.1	μA
			Full		-1		1	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A2053
SINGLE-CHANNEL 10-Ω SPDT ANALOG SWITCH
WITH ENABLE

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

Electrical Characteristics for 5-V Supply⁽¹⁾ (continued)

$V_+ = 4.5$ V to 5.5 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{\text{COM}} = 3$ V, $R_L = 300 \Omega$, See Figure 17	25°C	5 V	3.8	5.3	6.8	ns
			Full	4.5 V to 5.5 V	3		7.1	
Turn-off time	t_{OFF}	$V_{\text{COM}} = 3$ V, $R_L = 300 \Omega$, See Figure 17	25°C	5 V	0.8	1.9	4.1	ns
			Full	4.5 V to 5.5 V	0.4		4.5	
Charge injection	Q_C	$V_{\text{GEN}} = 0$, $R_{\text{GEN}} = 0$,	$C_L = 0.1 \text{ nF}$, See Figure 21	25°C	5 V		3	pC
NO, NC OFF capacitance	$C_{\text{NO(OFF)}}$, $C_{\text{NC(OFF)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		6	pF
COM OFF capacitance	$C_{\text{COM(OFF)}}$	$V_{\text{COM}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V		9.5	pF
NO, NC ON capacitance	$C_{\text{NO(ON)}}$, $C_{\text{NC(ON)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		18	pF
COM ON capacitance	$C_{\text{COM(ON)}}$	$V_{\text{COM}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V		18	pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	5 V		2.5	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		330	MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	Switch OFF, See Figure 19	25°C	5 V		-64	dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	Switch ON, See Figure 20	25°C	5 V		-68	dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 22	25°C	5 V		0.01	%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	5.5 V	0.1	1	μA
				Full			5	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Electrical Characteristics for 3.3-V Supply⁽¹⁾
 $V_+ = 3 \text{ V to } 3.6 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$ (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V_{COM} , V_{NO} , V_{NC}				0		V_+	V
ON-state resistance	r_{on}	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -24 \text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	13.2	20	Ω
				Full				
ON-state resistance match between channels	Δr_{on}	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 2.1 \text{ V}$, $I_{\text{COM}} = -24 \text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	1	5.5	Ω
				Full				
ON-state resistance flatness	$r_{\text{on}}(\text{flat})$	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -24 \text{ mA}$,	Switch ON, See Figure 13	25°C	3 V	5.3	11	Ω
				Full				
NO, NC OFF leakage current	$I_{\text{NO(OFF)}}$, $I_{\text{NC(OFF)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1 \text{ V}$, $V_{\text{COM}} = 3 \text{ V}$, or $V_{\text{NO}} \text{ or } V_{\text{NC}} = 3 \text{ V}$, $V_{\text{COM}} = 1 \text{ V}$,	Switch OFF, See Figure 14	25°C	3.6 V	-100	4	100
				Full		-200		200
COM OFF leakage current	$I_{\text{COM(OFF)}}$	$V_{\text{COM}} = 1 \text{ V}$, $V_{\text{NO}} \text{ or } V_{\text{NC}} = 3 \text{ V}$, or $V_{\text{COM}} = 3 \text{ V}$, $V_{\text{NO}} \text{ or } V_{\text{NC}} = 1 \text{ V}$,	Switch OFF, See Figure 14	25°C	3.6 V	-100	-1	100
				Full		-200		200
NO, NC ON leakage current	$I_{\text{NO(ON)}}$, $I_{\text{NC(ON)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1 \text{ V}$, $V_{\text{COM}} = \text{Open}$, or $V_{\text{NO}} \text{ or } V_{\text{NC}} = 3 \text{ V}$, $V_{\text{COM}} = \text{Open}$,	Switch ON, See Figure 15	25°C	3.6 V	-100	4.5	100
				Full		-200		200
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 1 \text{ V}$, $V_{\text{NO}} \text{ or } V_{\text{NC}} = \text{Open}$, or $V_{\text{COM}} = 3 \text{ V}$, $V_{\text{NO}} \text{ or } V_{\text{NC}} = \text{Open}$,	Switch ON, See Figure 15	25°C	3.6 V	-100	-1	100
				Full		-200		200
Digital Control Inputs (IN, $\overline{\text{EN}}$)								
Input logic high	V_{IH}		Full		$V_+ \times 0.7$		5.5	V
Input logic low	V_{IL}		Full		0		$V_+ \times 0.3$	V
Input leakage current	I_{IH} , I_{IL}	$ V = 5.5 \text{ V or } 0$	25°C	3.6 V	-0.1	0.05	0.1	μA
			Full		-1		1	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A2053
SINGLE-CHANNEL 10-Ω SPDT ANALOG SWITCH
WITH ENABLE

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

$V_+ = 3$ V to 3.6 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{\text{COM}} = 2$ V, $R_L = 300 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	3.3 V	5	6.4	7.9
				Full	3 V to 3.6 V	4.5	8.2	ns
Turn-off time	t_{OFF}	$V_{\text{COM}} = 2$ V, $R_L = 300 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	3.3 V	1.1	2.4	4.7
				Full	3 V to 3.6 V	0.3	5	ns
Charge injection	Q_C	$V_{\text{GEN}} = 0$, $R_{\text{GEN}} = 0$,	$C_L = 0.1 \text{ nF}$, See Figure 21	25°C	3.3 V	1		pC
NO, NC OFF capacitance	$C_{\text{NO(OFF)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V	6		pF
COM OFF capacitance	$C_{\text{COM(OFF)}}$	$V_{\text{COM}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V	9.5		pF
NO, NC ON capacitance	$C_{\text{NO(ON)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V	18.5		pF
COM ON capacitance	$C_{\text{COM(ON)}}$	$V_{\text{COM}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V	18.5		pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	3.3 V	3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	3.3 V	320		MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	Switch OFF, See Figure 19	25°C	3.3 V	-64		dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	Switch ON, See Figure 20	25 °C	3.3 V	-68		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 22	25°C	3.3 V	0.035		%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	3.6 V	0.1	1	μA
				Full		5		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Electrical Characteristics for 2.5-V Supply⁽¹⁾
 $V_+ = 2.3 \text{ V to } 2.7 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	V _{COM} , V _{NO} , V _{NC}				0	V ₊		V
ON-state resistance	r _{on}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -8 mA, See Figure 13	25°C	2.3 V	20		40	Ω
			Full		40			
ON-state resistance match between channels	Δr _{on}	V _{NO} or V _{NC} = 1.6 V, I _{COM} = -8 mA, See Figure 13	25°C	2.3 V	1.1		6	Ω
			Full		6			
ON-state resistance flatness	r _{on(flat)}	0 ≤ (V _{NO} or V _{NC}) ≤ V ₊ , I _{COM} = -8 mA, See Figure 13	25°C	2.3 V	15		20	Ω
			Full		20			
NO, NC OFF leakage current	I _{NO(OFF)} , I _{NC(OFF)}	V _{NO} or V _{NC} = 0.5 V, V _{COM} = 2.2 V, or V _{NO} or V _{NC} = 2.2 V, V _{COM} = 0.5 V, See Figure 14	25°C	2.7 V	-100	3.5	100	nA
			Full		-200		200	
COM OFF leakage current	I _{COM(OFF)}	V _{COM} = 0.5 V, V _{NO} or V _{NC} = 2.2 V, or V _{COM} = 2.2 V, V _{NO} or V _{NC} = 0.5 V, See Figure 14	25°C	2.7 V	-100	-2	100	nA
			Full		-200		200	
NO, NC ON leakage current	I _{NO(ON)} , I _{NC(ON)}	V _{NO} or V _{NC} = 0.5 V, V _{COM} = Open, or V _{NO} or V _{NC} = 2.2 V, V _{COM} = Open, See Figure 15	25°C	2.7 V	-100	4	100	nA
			Full		-200		200	
COM ON leakage current	I _{COM(ON)}	V _{COM} = 0.5 V, V _{NO} or V _{NC} = Open, or V _{COM} = 2.2 V, V _{NO} or V _{NC} = Open, See Figure 15	25°C	2.7 V	-100	-2	100	nA
			Full		-200		200	
Digital Control Inputs (IN, EN̄)								
Input logic high	V _{IH}		Full		V ₊ × 0.7	5.5		V
Input logic low	V _{IL}		Full		0	V ₊ × 0.3		V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0	25°C	2.7 V	-0.1	0.05	0.1	μA
			Full		-1		1	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A2053
SINGLE-CHANNEL 10-Ω SPDT ANALOG SWITCH
WITH ENABLE

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

$V_+ = 2.3$ V to 2.7 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{\text{COM}} = 1.5$ V, $R_L = 300 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	2.5 V	5.9	7.1	9.3
				Full	2.3 V to 2.7 V	5.1		10 ns
Turn-off time	t_{OFF}	$V_{\text{COM}} = 1.5$ V, $R_L = 300 \Omega$,	$C_L = 35 \text{ pF}$, See Figure 17	25°C	2.5 V	2.1	3.2	5.1
				Full	2.3 V to 2.7 V	1.2		5.2 ns
Charge injection	Q_C	$V_{\text{GEN}} = 0$, $R_{\text{GEN}} = 0$	$C_L = 0.1 \text{ nF}$, See Figure 21	25°C	2.5 V		0.5	pC
NO, NC OFF capacitance	$C_{\text{NO(OFF)}}$ $C_{\text{NC(OFF)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		6.5	pF
COM OFF capacitance	$C_{\text{COM(OFF)}}$	$V_{\text{COM}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		10	pF
NO, NC ON capacitance	$C_{\text{NO(ON)}}$ $C_{\text{NC(ON)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		18.5	pF
COM ON capacitance	$C_{\text{COM(ON)}}$	$V_{\text{COM}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		18.5	pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	2.5 V		3	pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.5 V		320	MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	Switch OFF, See Figure 19	25°C	2.5 V		-64	dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10 \text{ MHz}$,	Switch ON, See Figure 20	25 °C	2.5 V		-68	dB
Total harmonic distortion	THD	$R_L = 600 \Omega$, $C_L = 50 \text{ pF}$,	$f = 20 \text{ Hz to } 20 \text{ kHz}$, See Figure 22	25°C	2.5 V		0.26	%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND,	Switch ON or OFF	25°C		0.1	1	μA
				Full	2.7 V		5	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Electrical Characteristics for 1.8-V Supply⁽¹⁾
 $V_+ = 1.65 \text{ V to } 1.95 \text{ V}$, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Analog Switch								
Analog signal range	$V_{\text{COM}}, V_{\text{NO}}, V_{\text{NC}}$				0	V_+		V
ON-state resistance	r_{on}	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -4 \text{ mA}$, See Figure 13	25°C	1.65 V	85			Ω
			Full		120			
ON-state resistance match between channels	Δr_{on}	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.15 \text{ V}$, $I_{\text{COM}} = -4 \text{ mA}$, See Figure 13	25°C	1.65 V	2			Ω
			Full		7.5			
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq (V_{\text{NO}} \text{ or } V_{\text{NC}}) \leq V_+$, $I_{\text{COM}} = -4 \text{ mA}$, See Figure 13	25°C	1.65 V	76			Ω
			Full		100			
NO, NC OFF leakage current	$I_{\text{NO(OFF)}}, I_{\text{NC(OFF)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 0.3 \text{ V}$, $V_{\text{COM}} = 1.65 \text{ V}$, or $V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.65 \text{ V}$, $V_{\text{COM}} = 0.3 \text{ V}$, See Figure 14	25°C	1.95 V	-100	3.5	100	nA
			Full		-200		200	
COM OFF leakage current	$I_{\text{COM(OFF)}}$	$V_{\text{COM}} = 0.3 \text{ V}$, $V_{\text{NO}} = 1.65 \text{ V}$, or $V_{\text{COM}} = 1.65 \text{ V}$, $V_{\text{NO}} = 0.3 \text{ V}$, See Figure 14	25°C	1.95 V	-100	1	100	nA
			Full		-200		200	
NO, NC ON leakage current	$I_{\text{NO(ON)}}, I_{\text{NC(ON)}}$	$V_{\text{NO}} \text{ or } V_{\text{NC}} = 0.3 \text{ V}$, $V_{\text{COM}} = \text{Open}$, or $V_{\text{NO}} \text{ or } V_{\text{NC}} = 1.65 \text{ V}$, $V_{\text{COM}} = \text{Open}$, See Figure 15	25°C	1.95 V	-100	4	100	nA
			Full		-200		200	
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 0.3 \text{ V}$, $V_{\text{NO}} \text{ or } V_{\text{NC}} = \text{Open}$, or $V_{\text{COM}} = 1.65 \text{ V}$, $V_{\text{NO}} \text{ or } V_{\text{NC}} = \text{Open}$, See Figure 15	25°C	1.95 V	-100	1	100	nA
			Full		-200		200	
Digital Control Inputs (IN, $\overline{\text{EN}}$)								
Input logic high	V_{IH}		Full		$V_+ \times 0.65$	5.5		V
Input logic low	V_{IL}		Full		0	$V_+ \times 0.35$		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$ V = 5.5 \text{ V or } 0$	25°C	1.95 V	-0.1	0.05	0.1	μA
			Full		-1		1	

⁽¹⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TS5A2053
SINGLE-CHANNEL 10-Ω SPDT ANALOG SWITCH
WITH ENABLE

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)

$V_+ = 1.65$ V to 1.95 V, $T_A = -40^\circ\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	T_A	V_+	MIN	TYP	MAX	UNIT
Dynamic								
Turn-on time	t_{ON}	$V_{COM} = 1.3$ V, $R_L = 300 \Omega$, See Figure 17	25°C	1.8 V	10.2	11.8	14.5	ns
			Full	1.65 V to 1.95 V	8.4		15.5	
Turn-off time	t_{OFF}	$V_{COM} = 1.3$ V, $R_L = 300 \Omega$, See Figure 17	25°C	1.8 V	2.9	4.3	6.5	ns
			Full	1.65 V to 1.95 V	2.2		7	
Charge injection	Q_C	$V_{GEN} = 0$, $R_{GEN} = 0$	$C_L = 0.1$ nF, See Figure 21	25°C	1.8 V	0.5		pC
NO, NC OFF capacitance	$C_{NO(OFF)}$, $C_{NC(OFF)}$	V_{NO} or $V_{NC} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V	6.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V	10		pF
NO, NC ON capacitance	$C_{NO(ON)}$, $C_{NC(ON)}$	V_{NO} or $V_{NC} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V	19		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V	14		pF
Digital input capacitance	C_I	$V_I = V_+$ or GND,	See Figure 16	25°C	1.8 V	3		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V	320		MHz
OFF isolation	O_{ISO}	$R_L = 50 \Omega$, $f = 10$ MHz,	Switch OFF, See Figure 19	25°C	1.8 V	-64		dB
Crosstalk	X_{TALK}	$R_L = 50 \Omega$, $f = 10$ MHz,	Switch ON, See Figure 20	25 °C	1.8 V	-68		dB
Total harmonic distortion	THD	$R_L = 10$ kΩ, $C_L = 50$ pF,	$f = 20$ Hz to 20 kHz, See Figure 22	25°C	1.8 V	2.6		%
Supply								
Positive supply current	I_+	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	1.95 V	0.1	1	μA
				Full			5	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

TYPICAL PERFORMANCE




Figure 1A. r_{on} vs V_{COM} ($V_+ = 1.65 \text{ V}$)




Figure 1B. r_{on} vs V_{COM} ($V_+ = 2.3 \text{ V}$)




Figure 1C. r_{on} vs V_{COM} ($V_+ = 3 \text{ V}$)




Figure 1D. r_{on} vs V_{COM} ($V_+ = 4.5 \text{ V}$)




Figure 2. r_{on} vs V_{COM} ($V_+ = 3 \text{ V}$)




Figure 3. r_{on} vs V_{COM} ($V_+ = 4.5 \text{ V}$)

TS5A2053
SINGLE-CHANNEL 10- Ω SPDT ANALOG SWITCH
WITH ENABLE

 **TEXAS**
INSTRUMENTS
www.ti.com

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

TYPICAL PERFORMANCE (continued)




Figure 4. Leakage Current vs Temperature
 $(V_+ = 5.5 \text{ V})$




Figure 5. Charge Injection (Q_C) vs V_{COM}




Figure 6. t_{ON} and t_{OFF} vs V_+




Figure 7. t_{ON} and t_{OFF} vs Temperature ($V_+ = 5 \text{ V}$)




Figure 8. Logic Threshold vs V_+




Figure 9. Bandwidth ($V_+ = 5 \text{ V}$)

TYPICAL PERFORMANCE (continued)




Figure 10. OFF Isolation ($V_+ = 5$ V)




Figure 11. Total Harmonic Distortion vs Frequency




Figure 12. Power-Supply Current vs Temperature
($V_+ = 5$ V)

TS5A2053
SINGLE-CHANNEL 10-Ω SPDT ANALOG SWITCH
WITH ENABLE

SCDS183A – JANUARY 2005 – REVISED APRIL 2006

PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	COM	Common
2	\overline{EN}	Chip enable (active low)
3	GND	Digital ground
4	GND	Digital ground
5	IN	Digital control to connect COM to NC or NO
6	NO	Normally open
7	NC	Normally closed
8	V_+	Power supply

PARAMETER DESCRIPTION

SYMBOL	DESCRIPTION
V_{COM}	Voltage at COM
V_{NC}	Voltage at NC
V_{NO}	Voltage at NO
r_{on}	Resistance between COM and NC or COM and NO ports when the channel is ON
Δr_{on}	Difference of r_{on} between channels in a specific device
$r_{on(\text{flat})}$	Difference between the maximum and minimum value of r_{on} in a channel over the specified range of conditions
$I_{NC(\text{OFF})}$	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state
$I_{NO(\text{OFF})}$	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
$I_{NC(\text{ON})}$	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
$I_{NO(\text{ON})}$	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
$I_{COM(\text{OFF})}$	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the OFF state and the output (NC or NO) open
$I_{COM(\text{ON})}$	Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM to NC) in the ON state and the output (NC or NO) open
V_{IH}	Minimum input voltage for logic high for the control input (IN, \overline{EN})
V_{IL}	Maximum input voltage for logic low for the control input (IN, \overline{EN})
V_I	Voltage at the control input (IN, \overline{EN})
I_{IH}, I_{IL}	Leakage current measured at the control input (IN, \overline{EN})
t_{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning ON.
t_{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or NO) signal when the switch is turning OFF.
Q_C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.

PARAMETER DESCRIPTION (continued)

SYMBOL	DESCRIPTION
$C_{NC(OFF)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
$C_{NO(OFF)}$	Capacitance at the NO port when the corresponding channel (NO to COM) is OFF
$C_{NC(ON)}$	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
$C_{NO(ON)}$	Capacitance at the NO port when the corresponding channel (NO to COM) is ON
$C_{COM(OFF)}$	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is OFF
$C_{COM(ON)}$	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C_I	Capacitance of control input (IN, \overline{EN})
O_{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state.
X_{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency where the gain of an ON channel is –3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of fundamental harmonic.
I_+	Static power-supply current with the control (IN, \overline{EN}) pin at V_+ or GND

PARAMETER MEASUREMENT INFORMATION




Figure 13. ON-State Resistance (r_{on})




Figure 14. OFF-State Leakage Current ($I_{NC(OFF)}$, $I_{NO(OFF)}$, $I_{COM(OFF)}$)




Figure 15. ON-State Leakage Current ($I_{COM(ON)}$, $I_{NC(ON)}$, $I_{NO(ON)}$)





Figure 16. Capacitance (C_I , $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NO(OFF)}$, $C_{NC(ON)}$, $C_{NO(ON)}$)



(1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 \text{ ns}$, $t_f < 5 \text{ ns}$.

(2) C_L includes probe and jig capacitance.

(3) See Electrical Characteristics for V_{COM} .

Figure 17. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})




Figure 18. Bandwidth (BW)

TS5A2053
SINGLE-CHANNEL 10- Ω SPDT ANALOG SWITCH
WITH ENABLE

 **TEXAS
INSTRUMENTS**
www.ti.com

SCDS183A – JANUARY 2005 – REVISED APRIL 2006




Figure 19. OFF Isolation (O_{ISO})






Figure 20. Crosstalk (XTALK)



(1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50$ Ω , $t_r < 5$ ns, $t_f < 5$ ns.

(2) C_L includes probe and jig capacitance.

Figure 21. Charge Injection (Q_C)



(1) C_L includes probe and jig capacitance.

Figure 22. Total Harmonic Distortion (THD)

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS5A2053DCTR	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAF (R, Z)
TS5A2053DCTR.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAF (R, Z)
TS5A2053DCUR	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(AF, JAFQ, JAFR) JZ
TS5A2053DCUR.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	(AF, JAFQ, JAFR) JZ
TS5A2053DCURG4	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAFR
TS5A2053DCURG4.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAFR

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A2053DCTR	SSOP	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
TS5A2053DCTR	SSOP	DCT	8	3000	177.8	12.4	3.45	4.4	1.45	4.0	12.0	Q3
TS5A2053DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
TS5A2053DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A2053DCTR	SSOP	DCT	8	3000	182.0	182.0	20.0
TS5A2053DCTR	SSOP	DCT	8	3000	183.0	183.0	20.0
TS5A2053DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
TS5A2053DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0



PACKAGE OUTLINE

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

EXAMPLE BOARD LAYOUT



DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4220784/D 10/2025

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4220784/D 10/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

DCU0008A



VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



DETAIL A
TYPICAL

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025