- Low Differential Gain and Phase (D<sub>G</sub> = 0.2%, D<sub>P</sub> = 0.1° Typ)
- Wide Bandwidth (B<sub>W</sub> = 500 MHz Typ)
- Low Crosstalk (X<sub>TALK</sub> = −80 dB Typ)
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low and Flat ON-State Resistance  $(r_{on} = 3 \Omega \text{ Typ}, r_{on(flat)} = 1 \Omega \text{ Typ})$
- V<sub>CC</sub> Operating Range From 3 V to 3.6 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite Video Switching


#### description/ordering information

The TI video switch TS3V340 is a 4-bit 1-of-2 multiplexer/demultiplexer with a single


switch-enable (EN) input. When EN is low, the switch is enabled, and the D port is connected to the S port. When EN is high, the switch is disabled, and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

Low differential gain and phase makes this switch ideal for composite and RGB video applications. The device has a wide bandwidth and low crosstalk, making it suitable for high-frequency applications as well.

# D, DBQ, DGV, OR PW PACKAGE (TOP VIEW)



#### RGY PACKAGE (TOP VIEW)



#### ORDERING INFORMATION

TA	PACKAG	Ε <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGY	Tape and reel	TS3V340RGYR	TF340		
	2010 5	Tube	TS3V340D	T00\/0.40		
	SOIC - D	Tape and reel	TS3V340DR	TS3V340		
-40°C to 85°C	SSOP (QSOP) – DBQ	Tape and reel	TS3V340DBQR	TF340		
	TCCOD DW	Tube	TS3V340PW	TE240		
	TSSOP – PW	Tape and reel	TS3V340PWR	TF340		
	TVSOP - DGV	Tape and reel	TS3V340DGVR	TF340		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS172A - JULY 2004 - REVISED DECEMBER 2004

#### description/ordering information (continued)

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  feature ensures that damaging current will not backflow through the device when it is powered down. This switch maintains isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{EN}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE**

INP	JTS	INPUT/OUTPUT	FUNCTION		
EN	IN	D	FUNCTION		
L	L	S1	D port = S1 port		
L	Н	S2	D port = S2 port		
Н	X	Z	Disconnect		

#### **PIN DESCRIPTION**

PIN NAME	DESCRIPTION
S1, S2	Analog video I/Os
D	Analog video I/Os
IN	Select input
EN	Switch-enable input




# **TS3V340** QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE SCDS172A - JULY 2004 - REVISED DECEMBER 2004

#### PARAMETER DEFINITIONS

PARAMETER	DESCRIPTION
RON	Resistance between the D and S ports, with the switch in the ON state
loz	Output leakage current measured at the D and S ports, with the switch in the OFF state
IOS	Short-circuit current measured at the I/O pins
$v_{IN}$	Voltage at IN
VEN	Voltage at EN
C <sub>IN</sub>	Capacitance at the control (EN, IN) inputs
COFF	Capacitance at the analog I/O port when the switch is OFF
CON	Capacitance at the analog I/O port when the switch is ON
VIH	Minimum input voltage for logic high for the control (EN, IN) inputs
$V_{IL}$	Maximum input voltage for logic low for the control (EN, IN) inputs
$V_{IK}$	I/O and control (EN, IN) inputs diode clamp voltage
VI	Voltage applied to the D or S pins when D or S is the switch input
Vo	Voltage applied to the D or S pins when D or S is the switch output
lіН	Input high leakage current of the control (EN, IN) inputs
I <sub>Ι</sub> L	Input low leakage current of the control (EN, IN) inputs
lį	Current into the D or S pins when D or S is the switch input
IO	Current into the D or S pins when D or S is the switch output
l <sub>off</sub>	Output leakage current measured at the D or S ports, with $V_{CC} = 0$
<sup>t</sup> pds	Propagation delay measured between $S1_X$ and $S2_X$ under the specified conditions, measured from 50% of the digital input to 90% of the analog output
BW	Frequency response of the switch in the ON state, measured at –3 dB
X <sub>TALK</sub>	Unwanted signal coupled from channel to channel. Measured in –dB. X <sub>TALK</sub> = 20 log V <sub>O</sub> /V <sub>I</sub> . This is a nonadjacent crosstalk.
O <sub>IRR</sub>	OFF isolation is the resistance (measured in –dB) between the input and output with the switch OFF.
$D_{G}$	Magnitude variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard, the frequency of the video signal is 3.58 MHz, and DC offset is from 0 to 0.714 V.
D <sub>P</sub>	Phase variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard, the frequency of the video signal is 3.58 MHz, and DC offset is from 0 to 0.714 V.
ICC	Static power-supply current
ICCD	Variation of I <sub>CC</sub> for a change in frequency in the control (EN, IN) inputs
ΔlCC	Increase in supply current for each control input that is at the specified voltage level, rather than V <sub>CC</sub> or GND



# functional diagram (positive logic)





#### TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS172A - JULY 2004 - REVISED DECEMBER 2004

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Control input voltage range, V <sub>IN</sub> (see Notes 1 and 2)	0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2, and 3)	0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)	–50 mA
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O}$ < 0)	
ON-state switch current, I <sub>I/O</sub> (see Note 4)	±128 mA
Continuous current through V <sub>CC</sub> or GND terminals	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 5): D package	73°C/W
(see Note 5): DBQ package	90°C/W
(see Note 5): DGV package	120°C/W
(see Note 5): PW package	108°C/W
(see Note 6): RGY package	39°C/W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to ground, unless otherwise specified.

- 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 3. V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.
- 4. I<sub>I</sub> and I<sub>O</sub> are used to denote specific conditions for I<sub>I/O</sub>.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.
- 6. The package thermal impedance is calculated in accordance with JESD 51-5.

#### recommended operating conditions (see Note 7)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	V
VIH	High-level control input voltage (EN, IN)	2	5.5	V
VIL	Low-level control input voltage (EN, IN)	0	0.8	V
VO	Analog I/O voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

NOTE 7: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### TS3V340 QUAD SPDT HIGH-BANDWIDTH VIDEO SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS172A - JULY 2004 - REVISED DECEMBER 2004

# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)<sup>†</sup>

PARAMETER		TEST CONDITIONS					TYP‡	MAX	UNIT
VIK	EN, IN	V <sub>CC</sub> = 3 V,	$I_{IN} = -18 \text{ mA}$					-1.8	V
lн	EN, IN	$V_{CC} = 3.6 \text{ V},$	$V_{IN}$ and $V_{EN} = 5.5 V$					±1	μΑ
Ι <sub>Ι</sub> L	EN, IN	V <sub>CC</sub> = 3.6 V,	$V_{IN}$ and $V_{EN} = GND$					±1	μΑ
loz§		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0 \text{ to } 5.5 \text{ V},$	$V_{I} = 0,$	Switch OFF			±1	μΑ
IOS¶		$V_{CC} = 3.6 \text{ V},$	$V_{O} = 0.5 V_{CC}$	$V_{I} = 0,$	Switch ON	50			mA
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 0				1	μΑ
$V_{CC} = 3.6 \text{ V},$		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0$ ,	Switch ON or OFF			0.7	1.5	mA
ΔlCC	EN, IN	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V <sub>CC</sub>	or GND			30	μΑ
ICCD		V <sub>CC</sub> = 3.6 V, D and S ports open,	V <sub>EN</sub> = GND, V <sub>IN</sub> input switching 50	% duty cycle				0.35	mA/ MHz
C <sub>IN</sub>	EN, IN	$V_{IN}$ or $V_{EN} = 5.5 V$ ,	3.3 V or 0,	f = 1 MHz			2.5	3.5	pF
C	D port	V. F.F.V. 2.2.V. or 0	f 4 MH-	Outroute enen	0 :: 1 0		5.5	7	~F
C <sub>OFF</sub>	S port	$V_{\parallel} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or } 0,$	$I = I \text{ IVI} \square Z$ ,	Outputs open,	Switch OFF		3.5	5	pF
CON	-	V <sub>I</sub> = 5.5 V, 3.3 V, or 0,	f = 1 MHz,	Outputs open,	Switch ON		10.5	14	pF
r <sub>on</sub> #		V00 = 3 V	V <sub>I</sub> = 1 V,	V <sub>I</sub> = 1 V, I <sub>O</sub> = 13 mA			3	6	Ω
¹on"		VCC = 3 V	V <sub>I</sub> = 2 V,	$I_O = 26 \text{ mA}$			3	6	52
ron(flat)		V <sub>CC</sub> = 3.3 V,	$V_I = 0$ to $V_{CC}$ ,	I <sub>O</sub> = 26 mA			1		Ω

<sup>†</sup> V<sub>I</sub>, V<sub>O</sub>, I<sub>I</sub>, and I<sub>O</sub> refer to I/O pins.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V, $R_L$ = 75 $\Omega$ , $C_L$ = 20 pF (unless otherwise noted) (see Figures 6 and 7)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
tpd(s)	IN	D		2	5	ns
ton	IN or EN	S		4	7	ns
<sup>t</sup> OFF	IN or EN	S		2	7	ns

# dynamic characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS					
D <sub>G</sub> *	$R_L = 150 \Omega$ ,	f = 3.58 MHz,	See Figure 7			0.2	%
D <sub>P</sub> <sup>⋆</sup>	$R_L = 150 \Omega$ ,	f = 3.58 MHz,	See Figure 7			0.1	0
BW	$R_L = 150 \Omega$ ,	See Figure 8				500	MHz
XTALK	$R_L = 150 \Omega$ ,	f = 10 MHz,	$R_{IN} = 10 \Omega$ ,	See Figure 9		-80	dB
O <sub>IRR</sub>	$R_L = 150 \Omega$ ,	f = 10 MHz,	See Figure 10			-60	dB

<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.



<sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.


<sup>§</sup> For I/O ports, the parameter IOZ includes the input leakage current.

The los test is applicable to only one ON channel at a time. The duration of this test is less than 1 s.

<sup>#</sup> Measured by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (D or S) terminals.

<sup>||</sup> ron(flat) is the difference of ron in a given channel at specified voltages.

<sup>&</sup>lt;sup>★</sup>D<sub>G</sub> and D<sub>P</sub> are expressed in absolute magnitude.



- Phase at -3-dB Frequency, -47 Deg

Figure 1. Gain/Phase vs Frequency





Figure 2. Differential Gain/Phase vs VBIAS



- ▲ OFF Isolation at 10 MHz, –56 dB
- Phase at 10 MHz, 90 Deg

Figure 3. OFF Isolation vs Frequency




Figure 4. Crosstalk vs Frequency








Figure 5. Output Voltage/ON-State Resistance vs Input Voltage

#### PARAMETER MEASUREMENT INFORMATION



TEST	VCC	RL	CL	V <sub>S1</sub>	V <sub>S2</sub>
<sup>t</sup> pds	3.3 V $\pm$ 0.3 V	75	20 pF	GND	v <sub>CC</sub>
	3.3 V $\pm$ 0.3 V	75	20 pF	VCC	GND



 $\begin{array}{c} \text{VOLTAGE WAVEFORMS} \\ \textbf{t}_{pd(s)} \text{ TIMES} \end{array}$ 


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. The outputs are measured one at a time, with one transition per measurement.


Figure 6. Test Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION



TEST V <sub>CC</sub>		RL	CL	٧ <sub>I</sub>	
ton/toff	3.3 V $\pm$ 0.3 V	<b>75</b> Ω	20 pF	VCC	




 $\begin{tabular}{ll} VOLTAGE WAVEFORMS \\ t_{ON} \ AND \ t_{OFF} \ TIMES \\ \end{tabular}$ 

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 7. Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION



NOTE: For additional information on measurement method, refer to the TI application report, *Measuring Differential Gain and Phase*, literature number SLOA040.

Figure 8. Test Circuit for Differential Gain/Phase Measurement

Differential gain and phase is measured at the output of the ON channel. For example, when  $V_{IN} = 0$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at  $S1_A$ .

#### HP8753ES setup

Average = 20 RBW = 300 Hz ST = 1.381 s P1 = -7 dBM CW frequency = 3.58 MHz

#### sawtooth waveform generator setup

V<sub>BIAS</sub> = 0 to 1 V Frequency = 0.905 Hz



#### PARAMETER MEASUREMENT INFORMATION




Figure 9. Test Circuit for Frequency Response (B<sub>W</sub>)


The frequency response is measured at the output of the ON channel. For example, when  $V_{IN}=0$ ,  $V_{EN}=0$ , and  $D_A$  is the input, the output is measured at S1<sub>A</sub>. All unused analog I/O ports are left open.

#### HP8753ES setup

Average = 4 RBW = 3 kHz  $V_{BIAS}$  = 0.35 V ST = 2 s P1 = 0 dBM



#### PARAMETER MEASUREMENT INFORMATION



 $<sup>^{\</sup>dagger}\,\text{A}$  50- $\!\Omega$  termination resistor is needed for the network analyzer.

Figure 10. Test Circuit for Crosstalk (XTALK)


The crosstalk is measured at the output of the nonadjacent ON channel. For example, when  $V_{IN}=0$ ,  $V_{EN}=0$ , and  $D_A$  is the input, the output is measured at S1<sub>B</sub>. All unused analog input (D) ports and output (S) ports are connected to GND through  $10-\Omega$  and  $50-\Omega$  pulldown resistors, respectively.

#### HP8753ES setup

Average = 4 RBW = 3 kHz  $V_{BIAS}$  = 0.35 V ST = 2 s P1 = 0 dBM



#### PARAMETER MEASUREMENT INFORMATION



 $^{\dagger}$  A 50- $\!\Omega$  termination resistor is needed for the network analyzer.

Figure 11. Test Circuit for OFF Isolation (OIRR)

The OFF isolation is measured at the output of the OFF channel. For example, when  $V_{IN} = V_{CC}$ ,  $V_{EN} = 0$ , and  $D_A$  is the input, the output is measured at S1<sub>A</sub>. All unused analog input (D) ports are left open, and output (S) ports are connected to GND through 50- $\Omega$  pulldown resistors.

#### HP8753ES setup

Average = 4 RBW = 3 kHz  $V_{BIAS}$  = 0.35 V ST = 2 s P1 = 0 dBM



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	` '					(4)	(5)		
TS3V340D	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3V340
TS3V340D.B	Active	Production	SOIC (D)   16	40   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3V340
TS3V340DBQR	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TF340
TS3V340DBQR.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TF340
TS3V340DGVR	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TF340
TS3V340DGVR.B	Active	Production	TVSOP (DGV)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TF340
TS3V340DR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3V340
TS3V340DR.B	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3V340
TS3V340PW	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TF340
TS3V340PW.B	Active	Production	TSSOP (PW)   16	90   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TF340
TS3V340PWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TF340
TS3V340PWR.B	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TF340
TS3V340RGYR	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TF340
TS3V340RGYR.B	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TF340
TS3V340RGYRG4	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TF340
TS3V340RGYRG4.B	Active	Production	VQFN (RGY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TF340

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jul-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3V340DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3V340DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3V340DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3V340PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3V340RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TS3V340RGYRG4	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 25-Jul-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3V340DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3V340DGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
TS3V340DR	SOIC	D	16	2500	340.5	336.1	32.0
TS3V340PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TS3V340RGYR	VQFN	RGY	16	3000	353.0	353.0	32.0
TS3V340RGYRG4	VQFN	RGY	16	3000	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jul-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TS3V340D	D	SOIC	16	40	507	8	3940	4.32
TS3V340D.B	D	SOIC	16	40	507	8	3940	4.32
TS3V340PW	PW	TSSOP	16	90	530	10.2	3600	3.5
TS3V340PW.B	PW	TSSOP	16	90	530	10.2	3600	3.5

# D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



#### DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SHRINK SMALL-OUTLINE PACKAGE



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N16)

#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N16)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025