

# TS3USB30E ESD-Protected, High-Speed USB 2.0 (480Mbps) 1:2 Multiplexer/Demultiplexer Switch With Single Enable

#### 1 Features

- V<sub>CC</sub> operation at 2.7V to 4.3V
- D+/D- pins tolerate up to 5.25V
- 1.8V compatible control-pin inputs
- I<sub>OFF</sub> supports partial power-down-mode operation
- $R_{ON} = 10\Omega$  maximum
- $\Delta R_{ON} = 0.35\Omega$  typical
- $C_{io(ON)} = 7.5pF$  typical
- Low power consumption (70nA maximum)
- -3dB bandwidth = 1400MHz typical
- Latch-up performance exceeds 100mA per JESD 78, Class II 1
- ESD performance tested per JESD 22
  - 8000V human-body model (A114-B, Class II)
  - 1000V charged-device model (C101)
- ESD performance I/O port to GND <sup>2</sup>
  - 15000V human-body model
- Packaged in 10-pin UQFN (1.8mm × 1.4mm)

## 2 Applications

- Routes Signals for USB 1.0, 1.1, and 2.0
- Multi-Purpose Signal Switching
- Portable Electronics
- Industrial
- **Consumer Products**

#### 3 Description


The TS3USB30E is a high-bandwidth 1:2 switch specially designed for the switching of high-speed USB 2.0 signals in handset and consumer applications, such as cell phones, digital cameras, and notebooks with hubs or controllers with limited USB I/Os. The wide bandwidth (1400MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs, or from two different hosts to one corresponding output. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The TS3USB30E is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards, such as high-speed USB 2.0 (480Mbps).

The TS3USB30E integrates ESD protection cells on all pins, is available in a tiny UQFN package (1.8mm × 1.4mm) or a VSSOP package, and is characterized over the free-air temperature range of -40°C to 85°C.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TS3USB30E	DGS (VSSOP, 10)	3mm × 4.9mm
	RSW (UQFN, 10)	1.8mm × 1.4mm

- For all available packages, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Functional Block Diagram** 

Except OE and S inputs

High-voltage HBM is performed in addition to the standard HBM testing (A114-B, Class II) and applies to I/O ports tested with respect to GND only.




## **Table of Contents**

1 Features	1	7.3 Feature Description	12
2 Applications	1	7.4 Device Functional Modes	
3 Description		8 Application and Implementation	13
4 Pin Configuration and Functions	3	8.1 Application Information	13
5 Specifications	4	8.2 Typical Application	
5.1 Absolute Maximum Ratings	4	8.3 Power Supply Recommendations	14
5.2 ESD Ratings		8.4 Layout	14
5.3 Recommended Operating Conditions		9 Device and Documentation Support	
5.4 Thermal Information	4	9.1 Documentation Support	16
5.5 Electrical Characteristics	5	9.2 Receiving Notification of Documentation Updates.	16
5.6 Dynamic Electrical Characteristics	5	9.3 Support Resources	16
5.7 Switching Characteristics	5	9.4 Trademarks	16
5.8 Typical Characteristics	7	9.5 Electrostatic Discharge Caution	16
6 Parameter Measurement Information		9.6 Glossary	16
7 Detailed Description	12	10 Revision History	16
7.1 Overview		11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	12	Information	17
<del>-</del>			



# 4 Pin Configuration and Functions






Figure 4-2. DGS Package 10-Pin VSSOP Top View

Figure 4-1. RSW Package 10-Pin UQFN Top View

**Table 4-1. Pin Functions** 

	PIN		I/O	DESCRIPTION	
NAME	UQFN	VSSOP		DESCRIPTION	
D+	3	4	I/O	Common USB signal path	
D-	5	6	I/O	Continion GSB signal paul	
D1+	1	2	I/O	UCD signal noth nort 1	
D1–	7	8	I/O	USB signal path port 1	
D2+	2	3	I/O	USB signal path port 2	
D2-	6	7	I/O	OSB signal path port 2	
GND	4	5	_	Ground	
ŌĒ	8	9	I	Bus-switch enable	
S	10	1	ı	Select input	
VCC	9	10	_	Voltage supply	



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (see (1) (2))

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
V <sub>IN</sub>	Control input voltage		-0.5	7	V
V	Signal path I/O voltage (3)	D+, D- when V <sub>CC</sub> > 0V	-0.5	V <sub>CC</sub> + 0.3	V
V <sub>I/O</sub>	Signal patri i/O voltage (4)	D+, D- when V <sub>CC</sub> = 0V	-0.5	5.25	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0V		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0V		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(4)</sup>			±64	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3)  $V_1$  and  $V_0$  are used to denote specific conditions for  $V_{1/0}$ .
- (4)  $I_1$  and  $I_0$  are used to denote specific conditions for  $I_{1/0}$ .

### 5.2 ESD Ratings

				VALUE	UNIT
Human body model (	Human body model (HBM),	All pins	8000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	I/O port to GND	15000	V
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 (2)		1000	V	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) (1).

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	4.3	V
\/	/ <sub>IH</sub> High-level control input voltage	V <sub>CC</sub> = 3V to 3.6V	1.3	V <sub>CC</sub>	\/
V <sub>IH</sub>	High-level control input voltage	V <sub>CC</sub> = 4.3V	1.7	V <sub>CC</sub>	V
\/	Low level central input voltage	V <sub>CC</sub> = 3V to 3.6V	0	0.5	\/
V <sub>IL</sub>	Low-level control input voltage	V <sub>CC</sub> = 4.3V	0	0.7	V
V <sub>I/O</sub>	Data input/output voltage		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to Implications of Slow or Floating CMOS Inputs.

#### 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		Dev		
		DGS (VSSOP)	RSW (UQFN)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	203.1	114.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	88.7	64.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	123.0	21.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	21.2	1.9	°C/W

Product Folder Links: TS3USB30E

THERMAL METRIC <sup>(1)</sup>		Dev		
		DGS (VSSOP)	RSW (UQFN)	UNIT
		10 PINS	10 PINS	
ΨЈВ	Junction-to-board characterization parameter	121.6	21.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>	Control inputs clamp voltage	V <sub>CC</sub> = 3V, I <sub>I</sub> = -18mA		-1.2	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 4.3V, 0V, V <sub>IN</sub> = 0V to 4.3V		±1	μA
I <sub>OZ</sub>	D+ and D– OFF-state leakage current <sup>(3)</sup>	$V_{CC}$ = 4.3V, $V_{O}$ = 0V to 3.6V, $V_{I}$ = 0V, Switch OFF		±1	μА
I <sub>OFF</sub>	Powered off leakage current	$V_{CC}$ = 0V, $V_{O}$ = 0V to 4.3V, $V_{I}$ = 0V, $V_{IN}$ = $V_{CC}$ or GND		±2	μА
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = 4.3V, I <sub>I/O</sub> = 0mA, Switch ON or OFF		1	μА
ΔI <sub>CC</sub> (4)	Control inputs	V <sub>CC</sub> = 4.3V, V <sub>IN</sub> = 2.6V		10	μA
C <sub>in</sub>	Control inputs digital input capacitance	$V_{CC} = 0V,$ $V_{IN} = V_{CC}$ or GND	1		pF
C <sub>io(OFF)</sub>	OFF-state input capacitance	$V_{CC}$ = 3.3V, $V_{I/O}$ = 3.3V or 0V, Switch OFF	2		pF
C <sub>io(ON)</sub>	ON-state input capacitance	$V_{CC}$ = 3.3V, $V_{I/O}$ = 3.3V or 0V, Switch ON	7.5		pF
R <sub>ON</sub>	ON-state resistance <sup>(5)</sup>	V <sub>CC</sub> = 3V, V <sub>I</sub> = 0.4V, I <sub>O</sub> = -8mA	6	10	Ω
ΔR <sub>ON</sub>	ON-state resistance match between channels	V <sub>CC</sub> = 3V, V <sub>I</sub> = 0.4V, I <sub>O</sub> = -8mA	0.35		Ω
r <sub>on(flat)</sub>	ON-state resistance flatness	V <sub>CC</sub> = 3V, V <sub>I</sub> = 0V or 1V, I <sub>O</sub> = -8mA	2		Ω

- (1)
- $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. All typical values are at  $V_{CC}$  = 3.3V (unless otherwise noted),  $T_A$  = 25°C. (2)
- (3) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### 5.6 Dynamic Electrical Characteristics

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3V \pm 10$ %, GND = 0V

PARAMETER		TEST CONDITIONS		UNIT
X <sub>TALK</sub>	Crosstalk	$R_L = 50\Omega$ , f = 240MHz, See Figure 6-3	-32	dB
O <sub>ISO</sub>	OFF isolation	$R_L = 50\Omega$ , f = 240MHz, See Figure 6-2	-32	dB
BW	Bandwidth (-3 dB)	$R_L = 50\Omega$ , See Figure 6-4	1400	MHz

For minimum or maximum conditions, use the appropriate value specified under Electrical Characterisics for the applicable device type.

#### 5.7 Switching Characteristics

over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3V \pm 10$ %, GND = 0V

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>pd</sub>	Propagation delay <sup>(2)</sup> (3)	$R_L$ = 50 $\Omega$ , $C_L$ = 5pF, At 480Mbps, See Figure 6-5		0.25		ns
t <sub>ON</sub>	Line enable time, SEL to D, nD	$R_L = 50\Omega$ , $C_L = 5pF$ , See Figure 6-1			30	ns
t <sub>OFF</sub>	Line disable time, SEL to D, nD	$R_L = 50\Omega$ , $C_L = 5pF$ , See Figure 6-1			25	ns
t <sub>ON</sub>	Line enable time, $\overline{\text{OE}}$ to D, nD	$R_L = 50\Omega$ , $C_L = 5pF$ , See Figure 6-1			30	ns
t <sub>OFF</sub>	Line disable time, $\overline{\text{OE}}$ to D, nD	$R_L = 50\Omega$ , $C_L = 5pF$ , See Figure 6-1			25	ns

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



over operating range,  $T_A = -40$ °C to 85°C,  $V_{CC} = 3.3V \pm 10\%$ , GND = 0V

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>SK(O)</sub>	Output skew between center port to any other port <sup>(2)</sup>	$R_L = 50\Omega$ , $C_L = 5pF$ , See Figure 6-6			50	ps
t <sub>SK(P)</sub>	Skew between opposite transitions of the same output $(t_{\text{PHL}}-t_{\text{PLH}})^{(2)}$	$R_L = 50\Omega$ , $C_L = 5pF$ , See Figure 6-6			20	ps
tu	Total jitter <sup>(2)</sup>	$R_L = 50\Omega$ , $C_L = 5pF$ , $t_R = t_F = 500ps$ at 480Mbps (PRBS = $2^{15} - 1$ )			20	ps


- (1) For minimum or maximum conditions, use the appropriate value specified under *Electrical Characteristics* for the applicable device type
- (2) Specified by design
- (3) The bus switch contributes no propagational delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 10pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, bus switch adds very little propagational delay to the system. Propagational delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interactions with the load on the driven side.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




## **5.8 Typical Characteristics**





#### **6 Parameter Measurement Information**



- A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10MHz, Z<sub>O</sub> = 50Ω, t<sub>f</sub> < 5ns, t<sub>f</sub> < 5ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6-1. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)




Figure 6-2. OFF Isolation (O<sub>ISO</sub>)




Figure 6-3. Crosstalk (X<sub>TALK</sub>)

Submit Document Feedback






Figure 6-4. Bandwidth (BW)






Figure 6-5. Propagation Delay







Output Skew  $t_{SK(P)}$ 

Figure 6-6. Skew Test






Figure 6-7. ON-State Resistance (R<sub>ON</sub>)




Figure 6-8. OFF-State Leakage Current




Figure 6-9. Capacitance


 $V_{SEL} = V_{CC}$  or GND Capacitance is measured at 1D, 2D, D, and S inputs during ON

## 7 Detailed Description

#### 7.1 Overview

The TS3USB30E is a high-bandwidth switch specially designed for the switching and isolating of high-speed USB 2.0 signals in systems with limited USB I/Os. The wide bandwidth (1400MHz) of this switch allows signals to pass with minimum edge and phase distortion. The device multiplexes differential outputs from a USB host device to one of two corresponding outputs or from two different hosts to one corresponding output. The switch is bidirectional and offers little or no attenuation of the high-speed signals at the outputs. The switch is designed for low bit-to-bit skew and high channel-to-channel noise isolation, and is compatible with various standards such as high-speed USB 2.0 (480Mbps).

#### 7.2 Functional Block Diagram



### 7.3 Feature Description

The TS3USB30E has a bus-switch enable pin  $\overline{\text{OE}}$  that can place the signal paths in high impedance. This allows the user to isolate the bus when the bus is not in use to consume less current.

#### 7.4 Device Functional Modes

The device functional modes are shown in Table 7-1.

Table 7-1. Truth Table

S	ŌĒ	FUNCTION
Х	Н	Disconnect
L	L	D = D1
Н	L	D = D2

Product Folder Links: TS3USB30E

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

There are many USB applications in which the USB hubs or controllers have a limited number of USB I/Os. The TS3USB30E solution can effectively expand the limited USB I/Os by switching between multiple USB buses to a single USB hub or controller. The TS3USB30E can also be used to connect a single USB controller to two USB connectors or controllers.

#### 8.2 Typical Application




Figure 8-1. Application Diagram

#### 8.2.1 Design Requirements

Design requirements of the USB 1.0, 1.1, and 2.0 standards should be followed. TI recommends that the digital control pins S and  $\overline{\text{OE}}$  be pulled up to  $V_{\text{CC}}$  or down to GND to avoid undesired switch positions that could result from the floating pin.

#### 8.2.2 Detailed Design Procedure


The TS3USB30E can be properly operated without any external components. However, TI recommends to connect any unused pins to ground through a  $50\Omega$  resistor to prevent signal reflections back into the device.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



#### 8.2.3 Application Curves



#### 8.3 Power Supply Recommendations

Power to the device is supplied through the  $V_{CC}$  pin and must follow the USB 1.0, 1.1, and 2.0 standards. TI recommends placing a bypass capacitor as close as possible to the supply pin  $V_{CC}$  to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

Place supply bypass capacitors as close to  $V_{CC}$  pin as possible and avoid placing the bypass caps near the D+ and D- traces.

The high-speed D+ and D- traces must always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded. A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, make sure the impedance of D+ and D- traces match the cable characteristic differential impedance for optimal performance.

Route the high-speed USB signals using a minimum of vias and corners to reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around the via to minimize the

capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.

When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.

Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed USB signals because the stubs can cause signal reflections. If a stub is unavoidable, then make sure the stub is less than 200mm.

Route all high-speed USB signal traces over continuous planes (VCC or GND), with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

Due to high frequencies associated with the USB, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see *High Speed Layout Guidelines* and *USB 2.0 Board Design and Layout Guidelines*.

#### 8.4.2 Layout Example




Figure 8-5. Layout Recommendation

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



### 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note
- Texas Instruments, High Speed Layout Guidelines
- Texas Instruments, USB 2.0 Board Design and Layout Guidelines

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision F (August 2015) to Revision G (October 2024)	Page
•	Changed the Pin Configuration images and removed the RSW bottom view pinout	3
•	Removed footnote in Absolute Maximum Ratings which stated "The input and output voltage ratings	may be
	exceeded if the input and output clamp-current ratings are observed."	4
•	Changed XTALK from -54dB to -32dB	5
•	Changed OISO from -40dB to -32dB	5
	Changed BW from 900MHz to 1400GHz and removed CL = 5pF from Test Conditions	
•	Changed the Gain vs Frequency graph	<mark>7</mark>
•	Changed the Crosstalk (X <sub>TALK</sub> ) graph	<mark>7</mark>
	Changed the Off Isolation (O <sub>ISO</sub> ) graph	
	Removed the 50Ω pulldown resistor on VOUT1 from the <i>Off Isolation (O<sub>ISO</sub>)</i> image	
•	Added the text D next to V <sub>IN</sub> the <i>Crosstalk</i> (X <sub>TALK</sub> ) image	<mark>8</mark>

Product Folder Links: TS3USB30E

#### Changes from Revision E (August 2012) to Revision F (August 2015)

Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Changed package type in the Description From: DGS To: VSSOP

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS3USB30EDGSR	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L6Q, L6R)
TS3USB30EDGSR.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L6Q, L6R)
TS3USB30EDGSRG4	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L6R
TS3USB30EDGSRG4.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L6R
TS3USB30ERSWR	Active	Production	UQFN (RSW)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LY7, LYO, LYV)
TS3USB30ERSWR.A	Active	Production	UQFN (RSW)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LY7, LYO, LYV)
TS3USB30ERSWR.B	Active	Production	UQFN (RSW)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(LY7, LYO, LYV)
TS3USB30ERSWRG4.A	Active	Production	UQFN (RSW)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LYV
TS3USB30ERSWRG4.B	Active	Production	UQFN (RSW)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LYV

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3USB30EDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3USB30EDGSRG4	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3USB30ERSWR	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	0.8	4.0	8.0	Q1

www.ti.com 18-Jun-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3USB30EDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3USB30EDGSRG4	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3USB30ERSWR	UQFN	RSW	10	3000	189.0	185.0	36.0



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated