SCDS178C-NOVEMBER 2004-REVISED APRIL 2006


FEATURES

- Wide Bandwidth (BW = 900 MHz Typ)
- Low Crosstalk (X_{TALK} = −41 dB Typ)
- Low Bit-to-Bit Skew [t_{sk(o)} = 0.2 ns Max]
- Low and Flat ON-State Resistance (r_{on} = 4 Ω Typ, r_{on(flat)} = 0.7 Ω Typ)
- Low Input/Output Capacitance (C_{ON} = 10 pF Typ)
- Rail-to-Rail Switching on Data I/O Ports (0 to 5 V)
- V_{DD} Operating Range From 3 V to 3.6 V
- I_{off} Supports Partial Power-Down-Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Suitable for 10-/100-/1000-Mbit Ethernet Signaling

APPLICATIONS

- 10/100/1000 Base-T Signal Switching
- Differential (LVDS, LVPECL) Signal Switching
- Digital Video Signal Routing
- Notebook Docking Signal Routing
- · Hub and Router Signal Switching

DGG OR DGV PACKAGE (TOP VIEW)



NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The TS3L301 is a 16-bit to 8-bit multiplexer/demultiplexer local area network (LAN) switch with a single select (SEL) input. The SEL input controls the data path of the multiplexer/demultiplexer.

The device provides a low and flat ON-state resistance (r_{on}) and an excellent ON-state resistance match. Low input/output capacitance, high-bandwidth, low skew, and low crosstalk among channels make this device suitable for various LAN applications, such as 10/100/1000 Base-T.

ORDERING INFORMATION

T _A	PACKAG	6E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP - DGG	Tape and reel	TS3L301DGGR	TS3L301	
-40°C 10 65°C	TVSOP - DGV	Tape and reel	TS3L301DGVR	TK301	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS178C-NOVEMBER 2004-REVISED APRIL 2006




FUNCTION TABLE

INPUT SEL	INPUT/OUTPUT An	FUNCTION
L	nB ₁	$A_n = nB_1$
Н	nB ₂	$A_n = nB_2$

PIN DESCRIPTION

NAME	DESCRIPTION
A _n	Data I/Os
nB _m	Data I/Os
SEL	Select input

LOGIC DIAGRAM (POSITIVE LOGIC)





TS3L301 16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS178C-NOVEMBER 2004-REVISED APRIL 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{DD}	Supply voltage range		-0.5	4.6	V
V_{IN}	Control input voltage range ⁽²⁾⁽³⁾	-0.5	7	V	
V _{I/O}	Switch I/O voltage range (2) (3) (4)				V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±128	mA
	Continuous current through V _{DD} or GND			±100	mA
0	Dooks so the made impedence (6)	DGG package		70	°C/W
θ_{JA}	Package thermal impedance (6)	DGV package		58	-C/VV
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages are with respect to ground, unless otherwise specified.
- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for I_{I/O}.
 (6) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V_{DD}	Supply voltage	3	3.6	V
V_{IH}	High-level control input voltage (SEL)	2	5.5	V
V_{IL}	Low-level control input voltage (SEL)	0	8.0	V
V _{I/O}	Input/output voltage	0	5.5	V
T _A	Operating free-air temperature	-40	85	°C

All unused control inputs of the device must be held at V_{DD} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

TS3L301

16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS178C-NOVEMBER 2004-REVISED APRIL 2006



Electrical Characteristics

for 1000 Base-T Ethernet switching over recommended operating free-air temperature range, V_{DD} = 3.3 V \pm 0.3 V (unless otherwise noted)

PAF	RAMETER		TEST CONDIT	TIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	SEL	$V_{DD} = 3.6 \text{ V},$	I _{IN} = -18 mA				-0.7	-1.2	V
I _{IH}	SEL	$V_{DD} = 3.6 \text{ V},$	$V_{IN} = V_{DD}$					±1	μΑ
$I_{\rm IL}$	SEL	$V_{DD} = 3.6 \text{ V},$	$V_{IN} = GND$					±1	μΑ
I _{off}		$V_{DD} = 0$,	$V_0 = 0 \text{ to } 3.6 \text{ V},$	$V_I = 0$				1	μΑ
I_{DD}		$V_{DD} = 3.6 \text{ V},$	$I_{I/O} = 0$,	Switch ON or OF	F		250	600	μΑ
C _{IN}	SEL	f = 1 MHz,	$V_{IN} = 0$				2.5	3	pF
C _{OFF}	B port	$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch OFF		3.5	4	pF
C _{ON}		$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch ON		10	10.9	pF
r _{on}		$V_{DD} = 3 V$,	$1.5 V \le V_I \le V_{DD},$	$I_O = -40 \text{ mA}$			4	8	Ω
r _{on(flat)} (3))	$V_{DD} = 3 V$,	$V_I = 1.5 \text{ V} \text{ and } V_{DD}$	$I_O = -40 \text{ mA}$			0.7		Ω
$\Delta r_{on}^{(4)}$		$V_{DD} = 3 V$,	$1.5 V \leq V_I \leq V_{DD},$	$I_O = -40 \text{ mA}$			0.2	1.2	Ω

- $\begin{array}{ll} \text{(1)} & V_{\text{I}}, \, V_{\text{O}}, \, I_{\text{I}}, \, \text{and} \, I_{\text{O}} \, \, \text{refer to I/O pins.} \, V_{\text{IN}} \, \, \text{refers to the control inputs.} \\ \text{(2)} & \, A \text{II typical values are at V}_{\text{DD}} = 3.3 \, \, \text{V} \, \, \text{(unless otherwise noted)}, \, T_{\text{A}} = 25 ^{\circ} \text{C}. \\ \text{(3)} & \, r_{\text{on}(\text{flat})} \, \, \text{is the difference of r}_{\text{on}} \, \, \text{in a given channel at specified voltages.} \\ \text{(4)} & \, \Delta r_{\text{on}} \, \, \text{is the difference of r}_{\text{on}} \, \, \text{from center} \, \, \, \text{(A}_{\text{4}}, \, A_{\text{5}}) \, \, \text{ports to any other port.} \\ \end{array}$

Electrical Characteristics

for 10/100 Base-T Ethernet switching over recommended operating free-air temperature range, V_{DD} = 3.3 V \pm 0.3 V (unless otherwise noted)

PAR	AMETER		TEST CONDITIONS ⁽¹⁾					MAX	UNIT
V_{IK}	SEL	$V_{DD} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$				-0.7	-1.2	V
I _{IH}	SEL	$V_{DD} = 3.6 \text{ V},$	$V_{IN} = V_{DD}$					±1	μΑ
I_{IL}	SEL	$V_{DD} = 3.6 \text{ V},$	$V_{IN} = GND$					±1	μΑ
I _{off}		$V_{DD} = 0$,	$V_0 = 0 \text{ to } 3.6 \text{ V},$	$V_I = 0$				1	μΑ
I_{DD}		$V_{DD} = 3.6 \text{ V},$	$I_{I/O} = 0$,	Switch ON or OFF			250	600	μΑ
C _{IN}	SEL	f = 1 MHz,	$V_{IN} = 0$				2.5	3	рF
C_{OFF}	B port	$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch OFF		3.5	4	pF
C _{ON}		$V_I = 0$,	f = 1 MHz,	Outputs open,	Switch ON		10	10.9	рF
r _{on}		$V_{DD} = 3 V$,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{DD}},$	$I_O = -10 \text{ mA to } -30 \text{ mA}$			4	8	Ω
r _{on(flat)} (3)	$V_{DD} = 3 V$,	$V_I = 1.25 \text{ V} \text{ and } V_{DD},$	$I_O = -10$ mA to -30 mA			0.7		Ω
$\Delta r_{on}^{(4)}$		$V_{DD} = 3 V$,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{DD}},$	$I_O = -10 \text{ mA to } -30 \text{ mA}$			0.2	1.2	Ω

- $\begin{array}{lll} \hbox{(1)} & V_I,\, V_O,\, I_I,\, \text{and}\,\, I_O\,\, \text{refer}\,\, \text{to}\,\, I/O\,\, \text{pins.}\,\, V_{IN}\,\, \text{refers}\,\, \text{to}\,\, \text{the}\,\, \text{control}\,\, \text{inputs.}\\ \hbox{(2)} & All\,\, \text{typical}\,\, \text{values}\,\, \text{are}\,\, \text{at}\,\, V_{DD}=3.3\,\, \text{V}\,\, \text{(unless otherwise noted)},\,\, T_A=25^{\circ}\text{C}.\\ \hbox{(3)} & r_{\text{on}(\text{flat})}\,\, \text{is}\,\, \text{the}\,\, \text{difference}\,\, \text{of}\,\, r_{\text{on}}\,\, \text{in}\,\, \text{a}\,\, \text{given}\,\, \text{channel}\,\, \text{at}\,\, \text{specified}\,\, \text{voltages.}\\ \hbox{(4)} & \Delta r_{\text{on}}\,\, \text{is}\,\, \text{the}\,\, \text{difference}\,\, \text{of}\,\, r_{\text{on}}\,\, \text{from}\,\, \text{center}\,\, \text{(A}_4,\, A_5)\,\, \text{ports}\,\, \text{to}\,\, \text{any}\,\, \text{other}\,\, \text{port.} \\ \end{array}$



TS3L301 16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS178C-NOVEMBER 2004-REVISED APRIL 2006

Switching Characteristics

over recommended operating free-air temperature range, V_{DD} = 3.3 V \pm 0.3 V, R_{L} = 200 Ω , C_{L} = 10 pF (unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd} (2)	A or B	B or A		0.25		ns
t _{PZH} , t _{PZL}	SEL	A or B	1.5		11.5	ns
t _{PHZ} , t _{PLZ}	SEL	A or B	1		8.5	ns
t _{sk(0)} (3)	A or B	B or A		0.1	0.2	ns
t _{sk(p)} (4)				0.1	0.2	ns

- All typical values are at V_{DD} = 3.3 V (unless otherwise noted), T_A = 25°C.
 The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- Output skew between center port (A₄ to A₅) to any other port
- (4) Skew between opposite transitions of the same output in a given device |t_{PHL} t_{PLH}|

Dynamic Characteristics


over recommended operating free-air temperature range, V_{DD} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS						
X _{TALK}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 7	-41	dB			
O _{IRR}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 8	-39	dB			
BW	$R_L = 100 \Omega$,	See Figure 6		900	MHz			

(1) All typical values are at V_{DD} = 3.3 V (unless otherwise noted), T_A = 25°C.




OPERATING CHARACTERISTICS



■ Gain at 900 MHz, -3 dB

Figure 1. Gain vs Frequency



■ OFF Isolation at 250 MHz, -39 dB

Figure 2. OFF Isolation vs Frequency



SCDS178C-NOVEMBER 2004-REVISED APRIL 2006

OPERATING CHARACTERISTICS (continued)






Figure 3. Crosstalk vs Frequency



PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	V _{DD}	S1	R_{L}	VI	CL	$oldsymbol{V}_\Delta$
t_{PLZ}/t_{PZL}	3.3 V \pm 0.3 V	$2 \times V_{DD}$	200 Ω	GND	10 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 Ω	V_{DD}	10 pF	0.3 V



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.

Figure 4. Test Circuit and Voltage Waveforms


SCDS178C-NOVEMBER 2004-REVISED APRIL 2006



PARAMETER MEASUREMENT INFORMATION



TEST	V _{DD}	S1	R _L	VI	CL
t _{sk(o)}	3.3 V \pm 0.3 V	Open	200 Ω	V _{DD} or GND	10 pF
t _{sk(p)}	3.3 V ± 0.3 V	Open	200 Ω	V _{DD} or GND	10 pF




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 5. Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



A. C_L includes probe and jig capacitance.

Figure 6. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.


HP8753ES Setup

Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM





PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer.

Figure 7. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_1 is the input, the output is measured at A_3 . All unused analog input (A) ports are connected to GND, and output (B) ports are left open.

HP8753ES Setup


Average = 4 RBW = 3 kHz V_{BIAS} = 0.35 V ST = 2 s P1 = 0 dBM

16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SCDS178C-NOVEMBER 2004-REVISED APRIL 2006



PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer.

Figure 8. Test Circuit for Off Isolation (OIRR)

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = GND$ and A_1 is the input, the output is measured at $1B_2$. All unused analog input (A) ports are connected to ground, and output (B) ports are left open.

HP8753ES Setup

Average = 4RBW = 3 kHz $V_{BIAS} = 0.35 \text{ V}$ ST = 2 s P1 = 0 dBM

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS3L301DGG	Obsolete	Production	TSSOP (DGG) 48	-	-	Call TI	Call TI	-40 to 85	TS3L301
TS3L301DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L301
TS3L301DGGR.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L301
TS3L301DGGRG4	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L301
TS3L301DGGRG4.B	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L301
TS3L301DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK301
TS3L301DGVR.B	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK301
TS3L301DGVRG4	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK301
TS3L301DGVRG4.B	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK301

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L301DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
TS3L301DGVRG4	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3L301DGVR	TVSOP	DGV	48	2000	353.0	353.0	32.0
TS3L301DGVRG4	TVSOP	DGV	48	2000	353.0	353.0	32.0

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025