











TS3DDR4000

SCDS356C - NOVEMBER 2014-REVISED MARCH 2019

TS3DDR4000 12-bits 1:2 high speed DDR2/DDR3/DDR4 switch/multiplexer

Features

- Wide V_{DD} Range: 2.375 V − 3.6 V
- High Bandwidth: 5.6 GHz Typical (single-ended); 6.0 GHz Typical (differential)
- Low Switch On-Resistance (R_{ON}): 8 Ω Typical
- Low Bit-to-Bit Skew: 3ps Typical; 6ps Max across All Channels
- Low Crosstalk: -34 dB Typical at 1067 MHz
- Low Operating Current: 40 µA Typical
- Low-Power Mode with Low Current Consumption: 2 µA Typical
- I_{OFF} Protection Prevents Current Leakage in Powered Down State $(V_{DD} = 0 V)$
- Supports POD_12, SSTL_12, SSTL_15 and SSTL_18 Signaling
- **ESD Performance:**
 - 3-kV Human Body Model (A114B, Class II)
 - 1-kV Charged Device Model (C101)
- 8 mm x 3 mm 48-balls 0.65-mm Pitch ZBA Package

2 Applications

- **NVDIMM Modules**
- **Enterprise Data Systems and Servers**
- Notebook/Desktop PCs
- General DDR3/DDR4 Signal Switching
- General High-Speed Signal Switching

Description

The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be switched to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems, the TS3DDR4000 uses a proprietary architecture that high bandwidth (single-ended bandwidth at 5.6 GHz), low insertion loss at low frequency, and very low propagation delay. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device consumes minimal power.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3DDR4000	NFBGA (48)	8.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Application Diagram






Table of Contents

1	Features 1	8.3 Feature Description 12
2	Applications 1	8.4 Device Functional Modes 12
3	Description 1	9 Application and Implementation 13
4	Revision History	9.1 Application Information
5	Pin Configuration and Functions	9.2 Typical Application13
6	Specifications4	10 Power Supply Recommendations 14
•	6.1 Absolute Maximum Ratings	11 Layout 15
	6.2 ESD Ratings	11.1 Layout Guidelines
	6.3 Recommended Operating Conditions	11.2 Layout Example 16
	6.4 Thermal Information	12 Device and Documentation Support 17
	6.5 Static Electrical Characteristics5	12.1 Receiving Notification of Documentation Updates 17
	6.6 Dynamic Electrical Characteristics	12.2 Community Resources
	6.7 Typical Characteristics	12.3 Trademarks
7	Parameter Measurement Information9	12.4 Electrostatic Discharge Caution
8	Detailed Description 11	12.5 Glossary
•	8.1 Overview	13 Mechanical, Packaging, and Orderable
	8.2 Functional Block Diagram	Information 17
	3	

4 Revision History


Changes from Revision B (May 2017) to Revision C	Page
Changed the Pin Configuration image	3
 Changed V_{IH} From: SEL1m and SEL2 To: SEL0 and SEL1 with a MIN value of 1 V in the Recomme Conditions 	
Changed SEL1 To: SEL0 and SLE2 To: SEL1 in Figure 18	11
Changed text 'Standard layout technique for 0.5 mm pitch BGA package" To: "Standard layout tech mm pitch BGA package" in the Layout Guidelines	
Changes from Revision A (March 2015) to Revision B	Page
Changed V _{DD} Max value From: 5.5 V toTo: 4.8 V in the Absolute Maximum Ratings	4
Added the Note to the Application and Implementation section	13
Changes from Original (November 2014) to Revision A	Page
Updated document to full version.	1

Submit Documentation Feedback

Copyright © 2014–2019, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

	PINS	TYPE	DESCRIPTION						
NAME	NO.	ITPE	DESCRIPTION						
VDD	C2, G2, K2	Power	Power supply						
GND	B2, D2, E2, F2, J2, L2	Ground	Ground						
A0-A11	A1-M1	I/O	Port A, signal 0-11						
B0-B11	A3-M3	I/O	Port B, signal 0-11						
C0-C11	A4-M4	I/O	Port C, signal 0-11						
SEL0	A2	1	Select control 0						
SEL1	M2	1	Select control 1						
EN	H2	I	Enable						

Copyright © 2014–2019, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{DD}	Voltage range on V _{DD}	-0.3	4.8	V
V_{IN}	Control input voltage range: SEL0, SEL1, and /EN	-0.3	5.5	V
V _{I/O}	Analog voltage range: A0-A11, B0-B11, and C0-C11	-0.3	3.6	V
T _A	Operating ambient temperature range	-40	85	°C
T _{stg}	Storage temperature range	-65	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Electrostatic	Charge device model (CDM) ⁽¹⁾	±1000	٧
V _(ESD)	discharge	Human body model (HBM) on all pins (2)	±3000	V	

⁽¹⁾ Tested in accordance with JEDEC Standard 22, Test Method C101

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Voltage range on V _{DD}	2.375	3.6	V
V _{I/O}	Analog voltage range: A0-A11, B0-B11, and C0-C11	0	3.3	V
.,	High-level control input voltage threshold (EN)	1.4	V_{DD}	V
V_{IH}	High-level control input voltage threshold (SEL0 and SEL1)	1	3.6	V
V_{IL}	Low-level control input voltage threshold (EN, SEL0 and SEL1)	0	0.5	V
TA	Operating ambient temperature range	-40	85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TS3DDR4000	LIMIT
	I HERMAL METRIC**	BGA (48)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.6	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	56.2	°C/W
ΨJΤ	Junction-to-top characterization parameter	1.3	
ΨЈВ	Junction-to-board characterization parameter	54.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report .

⁽²⁾ Tested in accordance with JEDEC Standard 22, Test Method A114



6.5 Static Electrical Characteristics

Unless otherwise noted the specification applies over the V_{DD} range and operation junction temp of $-40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$. Typical values are for $V_{DD} = 3.3 \text{ V}$ and $T_{J} = 25^{\circ}\text{C}$.

, '	PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
_		Port A to B	V _{DD} = 2.375 V, V _{I/O} = 1.2 V,	_	8.3	11.2	Ω
R _{ON}	On-state resistance	Port A to C I _{I/O} = 10 mA On-state resistance flatness for all Port A to B Von = 2.375 V. V _{I/O} = 1.2 V. I _{I/O} = 10 mA		_	8.3	11.2	Ω
R _{ON}	Volume 1.375 V, $V_{I/O} = 1.2$ V, $I_{I/O} = 10$ mA		_	0.6	-	Ω	
(FLAT)	I/Os	_	0.6	-	Ω		
4D	On-state resistance match between Port		A to B		0.2	1.0	Ω
ΔR_{ON}	channels	Port A to C	$V_{DD} = 2.375 \text{ V}, V_{I/O} = 1.2 \text{ V}, I_{I/O} = 10 \text{ mA}$	-	0.2	1.0	Ω
		EN	V _{DD} = 3.6 V, V _{/EN} = 1.4 V	_	_	±1	μΑ
		EIN	V _{DD} = 2.375 V, V _{/EN} = 3.3 V	-	-	±1	μA
	Control input high leakage current	SEL1	V _{DD} = 3.6 V, V _{SEL1} = 1.4 V	_	_	±1	μA
I _{IH}	Control input high leakage current	SELI	$V_{DD} = 2.375 \text{ V}, V_{SEL1} = 3.3 \text{ V}$	-	_	±1	μA
		SEL2	V _{DD} = 3.6 V, V _{SEL2} = 1.4 V	-	_	±1	μA
		SELZ	V _{DD} = 2.375 V, V _{SEL2} = 3.3 V	-	_	±1	μA
I _{IL}	Control input low leakage current	EN	$V_{DD} = 3.6 \text{ V}, V_{/EN} = 0 \text{ V}$	_	_	±0.5	μA
		SEL1	V _{DD} = 3.6 V, V _{SEL1} = 0 V	-	_	±0.5	μA
		SEL2	V _{DD} = 3.6 V, V _{SEL2} = 0 V	_	_	±0.5	μA
		EN	$V_{DD} = 0 \text{ V}, V_{/EN} = 0 \text{ V}, V_{I/O} = 0 \text{ V} \text{ to } 3.3 \text{ V}$	-	_	±5	μA
			V_{DD} = 0 V, $V_{/\!/EN}$ = 3.6 V, $V_{I\!/O}$ = 0 V to 3.3 V	-	_	±5	μΑ
	Leakage under power off condition for	SEL1	$V_{DD} = 0 \text{ V}, V_{SEL1} = 0 \text{ V}, V_{I/O} = 0 \text{ V} \text{ to } 3.3 \text{ V}$	_	_	±5	μA
l _{OFF}	all I/Os		V_{DD} = 0 V, V_{SEL1} = 3.6 V, $V_{I/O}$ = 0 V to 3.3 V	-	_	±5	μΑ
		SEL2	$V_{DD} = 0 \text{ V}, V_{SEL2} = 0 \text{ V}, V_{I/O} = 0 \text{ V} \text{ to } 3.3 \text{ V}$	-	_	±5	μA
		SELZ	V_{DD} = 0 V, V_{SEL2} = 3.6 V, $V_{I/O}$ = 0 V to 3.3 V	-	_	±5	μΑ
			$V_{DD} = 3.6 \text{ V}, I_{I/O} = 0 \text{ A}, /EN = 0 \text{ V}, V_{SEL1} = V_{SEL2} = 0$	-	28	35	μΑ
	V supply surrent		V_{DD} = 3.6 V, $I_{I/O}$ = 0 A, /EN = 0 V, V_{SEL1} = V_{SEL2} = 1.8 V	-	40	48	μΑ
I _{DD}	V _{DD} supply current		$V_{DD} = 3.6 \text{ V}, \ I_{I/O} = 0 \text{ A}, \ /\text{EN} = 0 \text{ V}, \ V_{SEL1} = 0 \text{ V}, \ V_{SEL2} = 1.8 \text{ V}$	-	40	44	μΑ
			$V_{DD} = 3.6 \text{ V,I}_{I/O} = 0 \text{ A, /EN} = 0 \text{ V, V}_{SEL1} = 1.8 \text{ V,} $ $V_{SEL2} = 0 \text{ V}$	-	40	44	μΑ
I _{DD, PD}	V _{DD} supply current in power-down mod	е	V _{DD} = 3.6 V, I _{I/O} = 0 A, /EN = 1.8 V	_	2	5	μA

Copyright © 2014–2019, Texas Instruments Incorporated



6.6 Dynamic Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
tou	Switch turn-on time	EN to B	$\begin{array}{l} V_{DD} = 2.375 \; V, \; R_L = 50 \; \Omega, \; V_{An} = 3.3 \; V, \; V_{/EN} \\ = 1.8 \; V \!\!\to 0 \; V, \; V_{SEL1} = V_{SEL2} = 0 \; V \\ \text{(See Figure 12)} \end{array}$	-	65	140	μs
t _{ON}	Switch turn-on time	EN to C	$\begin{split} &V_{DD} = 2.375 \text{ V, } R_L = 50 \Omega, V_{An} = 3.3 \text{ V, } V_{/EN} \\ &= 1.8 \text{ V} \rightarrow 0 \text{ V, } V_{SEL1} = V_{SEL2} = 1.8 \text{ V} \\ &\text{(See Figure 12)} \end{split}$	_	65	140	μs
t _{SWITCH}	Switching time between channels for all I/Os	SEL to B	$V_{DD}=2.375~V,~V_{/EN}=0~V,~R_{L}=50~\Omega,~V_{An}=3.3~V,\\ (See Figure~13)$	_	65	_	ns
		SEL to C	$V_{DD} = 2.375 \text{ V}, \text{ V}_{/\text{EN}} = 0 \text{ V}, \text{ R}_{\text{L}} = 50 \Omega, \text{ V}_{\text{An}} = 3.3 \text{ V},$ (See Figure 13)	_	50	_	ns
•	Propagation delay	Port A to B	V _{DD} = 2.375 V, (See Figure 14)	_	85	_	ps
t _{PD}	Propagation delay	Port A to C	V _{DD} = 2.375 V, (See Figure 14)	-	85	-	ps
4 (1)	Cingo anded alsow between abannals	B0 to B11	$V_{DD} = 2.375 \text{ V}$, from any output to any other	_	3	8	ps
t _{SKEW} ⁽¹⁾	Singe-ended skew between channels	C0 to C11	output	_	3	6	ps
C _{IN}	Control input capacitance	EN	f = 1 MHz, V _{IN} = 0 V	_	6	_	pF
		SEL1	f = 1 MHz, V _{IN} = 0 V	_	6	_	pF
		SEL2	f = 1 MHz, V _{IN} = 0 V	_	6	_	pF
C _{OFF}	Switch off capacitance	Port A to B	$f = 1067 \text{ MHz}, V_{I/O} = 0 \text{ V}, V_{SEL1} = V_{SEL2} = 1.8 \text{V}$	-	0.5	-	pF
		Port A to C	$f = 1067 \text{ MHz}, V_{I/O} = 0 \text{ V}, V_{SEL1} = V_{SEL2} = 0$ V	_	0.5	-	pF
C_{ON}	Switch on capacitance	Port A to B	$f = 1067 \text{ MHz}, V_{I/O} = 1.2 \text{ V}, V_{SEL1} = V_{SEL2} = 0 \text{V}$	_	1.0	_	pF
		Port A to C	$f = 1067 \text{ MHz}, V_{I/O} = 1.2 \text{ V}, V_{SEL1} = V_{SEL2} = 1.8 \text{V}$	_	1.0	_	pF
X_{TALK}	Crosstalk between channels	B0 to B11	$ f = 1067 \text{ MHz}, \text{ V}_{\text{SEL1}} = \text{V}_{\text{SEL2}} = 0 \text{ V}, \text{ R}_{\text{L}} = 50 $ $ \Omega $	_	-34	_	dB
		C0 to C11	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 1.8 \text{ V}$, $R_L = 50 \Omega$	_	-31	_	dB
O _{ISO}	Off-isolation	Port A to B	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 1.8 \text{ V}$, $R_L = 50 \Omega$	_	-21	_	dB
		Port A to C	f = 1067 MHz, $V_{SEL1} = V_{SEL2} = 0 V$, $R_L = 50$ Ω	_	-21	-	dB
IL	Insertion loss (channel on)	Port A to B	$f = DC$, $R_L = 50 \Omega$	_	-0.75	-1	dB
		Port A to C	$f = DC$, $R_L = 50 \Omega$	_	-0.75	-1	dB
DW	2 dD bandwidth (Cinala and - 1)	Port A to B	D 50.0	_	5.6	_	CI I-
BW _{SE}	-3 dB bandwidth (Single-ended)	Port A to C $R_L = 50 \Omega$		_	5.6	-	GHz
DW	2 dD bandwidth /Diffti-1)	Port A to B	D 400.0	_	6	-	CU-
BW_{DIFF}	-3 dB bandwidth (Differential)	Port A to C	$R_1 = 100 \Omega$		6	_	GHz

(1) Verified by design.




6.7 Typical Characteristics





Typical Characteristics (continued)







Figure 7. Off-Isolation vs Frequency for Port B

Figure 8. Off-Isolation vs Frequency for Port C






Figure 9. Eye Diagram (6 Gbps Data Rate): Through Path Without Device

Figure 10. Eye Diagram (6 Gbps Data Rate): Port A to Port B Through TS3DDR4000




Figure 11. Eye Diagram (6 Gbps Data Rate): Port A to Port C Through TS3DDR4000



7 Parameter Measurement Information




Figure 12. Switch Turn-on Time (ton) Measurement




Figure 14. Propagation Delay (t_{PD}) Measurement

Figure 15. Crosstalk Measurement






Figure 16. Off Isolation Measurement

Figure 17. Bandwidth Measurement



8 Detailed Description

8.1 Overview

The TS3DDR4000 is 1:2 or 2:1 high speed DDR2/DDR3/DDR4 switch that offers 12-bit wide bus switching. The A port can be routed to the B or C port for all bits simultaneously. Designed for operation in DDR2, DDR3 and DDR4 memory bus systems that support POD_12, SSTL_12, SSTL_135, SSTL_15, or SSTL_18 signaling, the TS3DDR4000 uses a proprietary architecture that delivers high bandwidth (differential -3dB bandwidth of up to 6 GHz), and very low propagation delay and skew across all channels. The TS3DDR4000 is 1.8 V logic compatible, and all switches are bi-directional for added design flexibility. The TS3DDR4000 also offers a low-power mode, in which all channels become high-Z and the device operates with minimal power.

8.2 Functional Block Diagram

The following diagram (Figure 18) represents the switch function block diagram of the TS3DDR4000. Port A (A0-A11) can be routed to either port B (B0-B11) or port C (C0-C11) by configuring the SEL0 and SEL1 pins. The EN pin can be toggled high to put the device into the low-power mode with minimal power consumption.




Figure 18. TS3DDR4000 Switch Function Block Diagram

Copyright © 2014–2019, Texas Instruments Incorporated



8.3 Feature Description

- I_{OFF} Protection: When no power is provided to the device (V_{CC} = 0 V), the TS3DDR4000 prevents any I/O signals from back-powering the device. The leakage current is tightly controlled under such condition (refer to the I_{OFF} in the *Specifications* section) so it does not cause any system issues.
- Low-power mode: The $\overline{\text{EN}}$ pin can be driven high to make the TS3DDR4000 enter the low-power mode. When in low power mode, all channels are isolated and the device consumes less than 5 µA of current.

8.4 Device Functional Modes

When $\overline{\text{EN}}$ pin is driven high, the TS3DDR4000 enters into the power-down mode, in which all channels are isolated and the device consumes less than 5 μA of current. When $\overline{\text{EN}}$ pin is driven low, the A port is routed to either B port or C port depending on the configuration of SEL0 and SEL1 signals. The B and C port can also be partially turned on when SEL0 and SEL1 are not both high or both low. Refer to Table 1 for the control logic details.

Table 1. Logic Control Table

(CONTROL PINS	3	FUNCTION
EN	SEL0	SEL1	FUNCTION
Н	X	Χ	Power –down mode. All channels off (isolated)
		1	Port A to port B ON
L	L	L	Port A to port C OFF (isolated)
	L	Н	A [0,1,4,5,8,9] ↔ B [0,1,4,5,8,9]
L			A [2,3,6,7,10,11] ↔ C [2,3,6,7,10,11]
			All other channels OFF (isolated)
	н		A [2,3,6,7,10,11] ↔ B [2,3,6,7,10,11]
L		L	A [0,1,4,5,8,9] ↔ C [0,1,4,5,8,9]
			All other channels OFF (isolated)
	Н		Port A to port B OFF (isolated)
L		Н	Port A to port C ON



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3DDR4000 is a high-speed switch targeted for DDR memory applications that require 1:2 or 2:1 switching. The following sections describe two application scenarios that are widely used. In addition to memory applications, the TS3DDR4000 can also be used for generic high-speed switching that requires high bandwidth and minimal signal degradation.

9.2 Typical Application

9.2.1 Non-Volatile Dual In-line Memory Module (NVDIMM) application




Figure 19. TS3DDR4000 Used In NVDIMM Application

9.2.1.1 Design Requirements

The TS3DDR4000 can be used in the NVDIMM application to provide server systems reliable data backups when the system encounters power-failure conditions. Figure 19 depicts a typical NVDIMM design utilizing the TS3DDR4000.

In normal system operation, the TS3DDR4000 routes the DDR signals between the system and the DRAM for normal data access. When the system encounters power failure, the charge stored in the battery or the super capacitor is used to power the NVDIMM controller, which configures the TS3DDR4000 to save the data from DRAM into the NAND Flash. The NAND Flash is non-volatile in nature, so the data stored internally stays intact even when the power goes away eventually. When the system power comes back on, the NVDIMM controller can re-route the data from the NAND Flash through the TS3DDR4000 back into the DRAM and can subsequently re-start the normal system operation.

Copyright © 2014–2019, Texas Instruments Incorporated Submit Documer



Typical Application (continued)

9.2.1.2 Detailed Design Procedure

The battery or the super capacitor needs to be designed to have enough capacity to maintain the power long enough for the backup procedure to be completed. At a backup speed of 128 MB/sec, it takes about 10 seconds per 1 GB to either backup or restore the data. Typically a super capacitor is preferred for its longer life of operation. The super capacitor is usually a separate module and is connected to the NVDIMM via a cable.

NVDIMMs require support from the system motherboard. When plugged in, the BIOS must recognize the NVDIMMs. Manufacturers who control the BIOS and MRC (memory reference code) can make the necessary code changes to implement NVDIMMs into their servers.

9.2.2 Load Isolation Application




Figure 20. TS3DDR4000 Used In Load Isolation Application

9.2.2.1 Design Requirements

In recent years, the size of Solid-State-Drives (SSDs) has increased rapidly, making it necessary to increase the number of flash memory devices in each drive. The flash memory devices sometimes share the same control and data channel to communicate with the controller. This causes increased loading to each communication channel as the number of flash memory devices increases. To meet the performance requirement of an SSD, the ability to isolate the loading becomes necessary.

9.2.2.2 Detailed Design Procedure

As depicted in Figure 20, the TS3DDR4000 can be used for load isolation purpose. Flash memory bank #1 and #2 can share the same communication channel to the flash controller without increasing the loading to each other. While the TS3DDR4000 is enabled for one channel, the other channel is fully isolated. The off-isolation specification is about –21 dB at 1067 MHz, as described in the *Specifications* section.

10 Power Supply Recommendations

 V_{DD} should be in the range of 2.375 V to 3.6 V. A 0.1 μF or higher decoupling capacitors placed as closed to the BGA pad as possible is recommended. There are no power sequence requirements for the TS3DDR4000.



11 Layout

11.1 Layout Guidelines

Standard layout technique for 0.65 mm pitch BGA package shall be employed. The following commonly-used printed-circuit-board (PCB) layout guidelines are recommended:

Use Non-Solder-Mask-Defined (NSMD), rather than Solder-Mask-Defined (SMD) pads for the BGA solder balls to adhere if possible. For most applications, the NSMD pads provide more flexibility, fewer stress.




Figure 21. Solder-Mask-Defined (SMD) and Non-Solder-Mask-Defined (NSMD) Pads

- One trace can generally be routed between two solder pads of a 0.65 mm pitch BGA. This allows the outer two rows of solder pads to be routed on the same top/bottom layer. The TS3DDR4000 has 4 rows, and thus no VIAs is generally required to route all the inner balls out.
- Generally high-speed signal layout guidelines:
 - To minimize the effects of crosstalk on adjacent traces, keep the traces at least two times the trace width
 - Separate high-speed signals from low-speed signals and digital from analog signals.
 - Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
 - The high-speed differential signal traces should be routed parallel to each other as much as possible. The traces are recommended to be symmetrical.
 - A solid ground plane should be placed next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.

Product Folder Links: TS3DDR4000

TEXAS INSTRUMENTS

11.2 Layout Example




Figure 22. TS3DDR4000 Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2014–2019, Texas Instruments Incorporated

31-Oct-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TS3DDR4000ZBAR	Active	Production	NFBGA (ZBA) 48	3000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	DDR4000
TS3DDR4000ZBAR.A	Active	Production	NFBGA (ZBA) 48	3000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	DDR4000

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Mar-2024


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DDR4000ZBAR	NFBGA	ZBA	48	3000	330.0	16.4	3.4	8.4	1.3	8.0	16.0	Q1

www.ti.com 8-Mar-2024




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TS3DDR4000ZBAR	NFBGA	ZBA	48	3000	336.6	336.6	31.8	



BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.



BALL GRID ARRAY




NOTES: (continued)

5. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments Literature number SPRAA99 (www.ti.com/lit/spraa99).



BALL GRID ARRAY



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025