

# TRS3232E 3V to 5.5V Multichannel RS-232 Line Driver and Receiver With ±15kV IEC **ESD Protection In Small Package**

#### 1 Features

- ESD protection for RS-232 bus pins
  - ±15kV (HBM)
  - ±8kV (IEC61000-4-2, Contact discharge)
  - ±15kV (IEC61000-4-2, Air-gap discharge)
- Meets or exceeds the requirements of TIA/ EIA-232-F and ITU V.28 standards
- Operates with 3V to 5.5V V<sub>CC</sub> supply
  - Interoperable with RS-232 down to 2.7V V<sub>CC</sub>
- Operates up to 250kbps
- Two drivers and two receivers
- Low supply current: 300µA (typical)
- External capacitors: 4 × 0.1µF
- Accepts 5V logic input with 3.3V supply
- Available in near chip-scale package (QFN-16, 3mm x 3mm), 85% smaller than SOIC-16
- Pin compatible to alternative high-speed devices (1Mbps)
  - SN65C3232E (-40°C to +85°C)
  - SN75C3232E (0°C to 70°C)

# 2 Applications

- **Industrial PCs**
- Wired networking
- Data center and enterprise computing
- Battery-powered systems
- **Notebooks**
- Palmtop PCs
- Hand-held equipment

# 3 Description


The TRS3232E device consists of two line drivers, two-line receivers, and a dual charge-pump circuit with ±15kV IEC ESD protection pin to pin (serial-port connection pins, including GND).

The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3V to 5.5V supply. The devices operate at data signaling rates up to 250kbps and a maximum of 30V/µs driver output slew rate.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)
	SOIC (D, 16)	9.9mm × 6mm
	SSOP (DB, 16)	6.2mm × 7.8mm
TRS3232E	SOIC (DW, 16)	10.3mm × 10.3mm
TROSZSZE	TSSOP (PW, 16)	5mm × 6.4mm
	VQFN (RGT, 16)	3mm x 3mm
	SOT-23-THN (DYY, 16)	4.2mm × 2mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.





# **Table of Contents**

1 Features	1	7.2 Functional Block Diagram	<b>1</b> 1
2 Applications	1	7.3 Feature Description	11
3 Description	1	7.4 Device Functional Modes	12
4 Pin Configuration and Functions	3	8 Application and Implementation	13
5 Specifications	4	8.1 Application Information	13
5.1 Absolute Maximum Ratings	4	8.2 Typical Application	13
5.2 ESD Ratings		8.3 Power Supply Recommendations	14
5.3 ESD Ratings - IEC Specifications		8.4 Layout	14
5.4 Recommended Operating Conditions	5	9 Device and Documentation Support	16
5.5 Thermal Information	5	9.1 Receiving Notification of Documentation Updates.	16
5.6 Electrical Characteristics — Device	6	9.2 Support Resources	16
5.7 Electrical Characteristics — Driver	6	9.3 Trademarks	16
5.8 Electrical Characteristics — Receiver	7	9.4 Electrostatic Discharge Caution	16
5.9 Switching Characteristics	7	9.5 Glossary	16
6 Parameter Measurement Information	10	10 Revision History	16
7 Detailed Description	11	11 Mechanical, Packaging, and Orderable	
7.1 Overview		Information	17



# **4 Pin Configuration and Functions**




Figure 4-1. DB, PW or DYY Package 16-Pin SSOP, TSSOP, or SOT-23-THN (Top View)




Figure 4-2. RGT package, 16 Pin VQFN, Top View

**Table 4-1. Pin Functions** 

PI	N		TYPE	DESCRIPTION
NAME	NO.	RGT	ITPE	DESCRIPTION
C1+	1	16	_	Positive lead of C1 capacitor
C1-	3	1	-	Negative lead of C1 capacitor
C2+	4	2	_	Positive lead of C2 capacitor
C2-	5	3	_	Negative lead of C2 capacitor
DIN1	11	9	I	Logic data input (from UART)
DIN2	10	8	I	Logic data input (from UART)
DOUT2	7	5	0	RS232 line data output (to remote RS232 system)
DOUT1	14	12	0	RS232 line data output (to remote RS232 system)
GND	15	13	_	Ground
RIN1	13	11	I	RS232 line data input (from remote RS232 system)
RIN2	8	6	I	RS232 line data input (from remote RS232 system)
ROUT2	9	7	0	Logic data output (to UART)
ROUT1	12	10	0	Logic data output (to UART)
V+	2	15	0	Positive charge pump output for storage capacitor only
V-	6	4	0	Negative charge pump output for storage capacitor only
V <sub>CC</sub>	16	14	_	Supply voltage, connect to external 3-V to 5.5-V power supply
Thermal Pad		Yes	_	Thermal pad for improving heat dissipation. Can be connected to GND or left floating.



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	annig nee an temperature range (annee en e	,		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>			-0.3	6	V
V+	Positive output supply voltage <sup>(2)</sup>		-0.3	7	V	
V-	Negative output supply voltage <sup>(2)</sup>		0.3	-7	V	
V+ - V-	Supply voltage difference <sup>(2)</sup>				13	V
\/	lanut voltage	Drivers		-0.3	6	V
VI	Input voltage	Receivers		-25	25	V
V	Output valtage	Drivers		-13.2	13.2	V
Vo	Output voltage	Receivers		-0.3	V <sub>CC</sub> + 0.3	V
TJ	Operating virtual junction temperature				150	°C
T <sub>stg</sub>	Storage temperature			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network GND.

## 5.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge  JEDEC JS-001 <sup>(1)</sup> Charged-device mod	Human body model (HBM), per ANSI/ESDA/	All pins except RIN1, RIN2, DOUT1 and DOUT2	±2000	
		JEDEC JS-001 <sup>(1)</sup>	Pins RIN1, RIN2, DOUT1 and DOUT2	±15000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 5.3 ESD Ratings - IEC Specifications

				VALUE	UNIT
FI	IEC 61000-4-2, Contact Discharge <sup>(1)</sup>	Pins RIN1, RIN2, DOUT1, DOUT2 <sup>(2)</sup>	±8000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2, Air-Gap Discharge <sup>(1)</sup>	Pins RIN1, RIN2, DOUT1, DOUT2 <sup>(2)</sup>	±15000	V

- For RGT, D, DB and PW packages only: Minimum of 1-μF capacitor between VCC and GND is required to meet the specified IEC 61000-4-2 rating.
- (2) For optimized IEC ESD performance for DYY package, the recommendation is to have series resistor (≥ 50Ω), on all logic inputs directly connected to power or ground, to minimize the transient currents going into or out of the logic pins.

Product Folder Links: TRS3232E

# **5.4 Recommended Operating Conditions**

See Figure 8-1.<sup>(1)</sup>

				MIN	NOM	MAX	UNIT
			V <sub>CC</sub> = 3.3 V	3	3.3	3.6	
	Supply voltage		V <sub>CC</sub> = 5 V		4.5 5	5.5	V
V <sub>IH</sub>	Driver high-level input voltage	river high level input veltage	V <sub>CC</sub> = 3.3 V	2		5.5	V
		DIN	V <sub>CC</sub> = 5 V	2.4		5.5	
V <sub>IL</sub>	Driver low-level input voltage	DIN		0		0.8	V
VI	Receiver input voltage	RIN		-25		25	V
T <sub>A</sub>	Operating free-air temperature		TRS3232EC	0		70	°C
			TRS3232EI	-40		85	

(1) C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

## 5.5 Thermal Information

				TRS	3232E			
	THERMAL METRIC(1)	PW (TSSOP)	D (SOIC)	DW (SOIC)	DB (SSOP)	RGT (VQFN)	DYY (SOT-23- THN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.2	85.9	72.3	103.1	48.8	106.2	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	39.0	43.1	33.5	49.2	55.8	47.4	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	54.4	44.5	37.1	54.8	23.2	44.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.3	10.1	7.5	12.0	1.7	1.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.8	44.1	37.1	54.1	23.2	43.7	°C/W
R <sub>0JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	9.0	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



#### 5.6 Electrical Characteristics — Device

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1).(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	No load, V <sub>CC</sub> = 3.3 V or 5 V		0.3	1	mA

- Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### 5.7 Electrical Characteristics — Driver

over operating free-air temperature range (unless otherwise noted) (see Figure 8-1).(1)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L$ = 3 kΩ to GND,	DIN = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at $R_L$ = 3 kΩ to GND,	DIN = V <sub>CC</sub>	-5	-5.4		V
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = V <sub>CC</sub>			±0.01	±1	μA
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μA
I <sub>OS</sub> (3)	Short-circuit output current	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0 V		±35	±60	mA
los (°	Short-circuit output current	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0 V		133	100	ША
r <sub>O</sub>	Output resistance	V <sub>CC</sub> , V+, and V– = 0 V,	V <sub>O</sub> = ±2 V	300	10M		Ω

- Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one (2) output should be shorted at a time.
- All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.

Product Folder Links: TRS3232E



#### 5.8 Electrical Characteristics — Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1).(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V	Positive-going input threshold voltage	V <sub>CC</sub> = 3.3 V		1.5	2.4	V
VIT+		V <sub>CC</sub> = 5 V		1.8	2.4	V
\/	Negative-going input threshold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.2		\/
$V_{IT-}$	Negative-going input the shoid voltage	V <sub>CC</sub> = 5 V	0.8	1.5		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.3		V
r <sub>i</sub>	Input resistance	V <sub>I</sub> = ±3 V to ±25 V	3	5	7	kΩ

# 5.9 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-1)(1)

	PARAMETER	TEST CONDITION	IS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	$R_L = 3 k\Omega$ , $C_L = 1000 pF$ ,	RGT package D, DB, DW and	250	500		khna
	maximum data rate	see Figure 6-1 One DOUT switching,	PW packages	150	250		kbps
	Deiron modes alsou (3)	$R_L = 3 \text{ k}\Omega$ , $C_L = 1000 \text{ pF}$ , $V_{CC} = 5 \text{ V Figure 6-2}$	RGT package		50		
t <sub>sk(p)</sub>	Driver pulse skew <sup>(3)</sup>	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C_L = 150 \text{ pF}$ to 2500 pF see Figure 6-2	D, DB, DW and PW packages		300		ns
SR(tr)	Driver slew rate, transition region $R_L = 3 \text{ k}\Omega$	$R_L = 3 k\Omega$ to $7 k\Omega$ ,	C <sub>L</sub> = 150 pF to 1000 pF	6		30	V/µs
SK(II)	(see Figure 6-1)	V <sub>CC</sub> = 3.3 V	C <sub>L</sub> = 150 pF to 2500 pF	4		30	ν/μ5
	Receiver propagation delay time,	$C_1 = 150 \text{ pF},$	RGT package		90		
t <sub>PLH</sub>	low- to high-level output	see Figure 6-3	D, DB, DW and PW packages		300		ns
	Receiver propagation delay time,	$C_1 = 150 \text{ pF},$	RGT package		100		
t <sub>PHL</sub>	high- to low-level output	see Figure 6-3	D, DB, DW and PW packages		300		ns
	Desciver pulse alsow(3)	RGT package			20		
t <sub>sk(p)</sub>	Receiver pulse skew <sup>(3)</sup>	D, DB, DW and PW packages			300		ns

Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V.

Product Folder Links: TRS3232E


All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C. Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V.

All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C. (2)


Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.



## **Typical Characteristics**




# **Typical Characteristics**






### **6 Parameter Measurement Information**




- A.  $C_L$  includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 250 kbps,  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns

Figure 6-1. Driver Slew Rate



- A.  $C_L$  includes probe and jig capacitance
- B. The pulse generator has the following characteristics: PRR = 250 kbps,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns,  $t_f \le 10$  ns

Figure 6-2. Driver Pulse Skew



- A. C<sub>L</sub> includes probe and jig capacitance
- B. The pulse generator has the following characteristics:  $Z_0$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns

Figure 6-3. Receiver Propagation Delay Times

Product Folder Links: TRS3232E




# 7 Detailed Description

#### 7.1 Overview

The TRS3232E device consists of two line drivers, two-line receivers, and a dual charge-pump circuit with IEC61000-4-2 ESD protection terminal to terminal (serial-port connection terminals, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3V to 5.5V supply. The device operates at data signaling rates up to 250kbps and a maximum of 30V/µs driver output slew rate. Outputs are protected against shorts to ground.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors.

#### 7.3.2 RS232 Driver

Two drivers interface standard logic level to RS232 levels. Both DIN inputs must be valid high or low.

#### 7.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT. Each RIN input includes an internal standard RS232 load.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



#### 7.4 Device Functional Modes

Table 7-1 and Table 7-2 list the functional modes of the drivers and receivers of TRS3232E.

Table 7-1. Each Driver (1)

	OUTPUT DOUT
L	Н
Н	L

(1) H = high level, L = low level

Table 7-2. Each Receiver (1)

	OUTPUT ROUT			
L	Н			
Н	L			
Open	Н			

(1) H = high level, L = low level,

Open = input disconnected or connected driver off




Figure 7-1. Logic Diagram

# 7.4.1 V<sub>CC</sub> Powered by 3V to 5.5V

The device is in normal operation.

# 7.4.2 $V_{CC}$ Unpowered, $V_{CC} = 0V$

When TRS3232E is unpowered, it can be safely connected to an active remote RS232 device.

Product Folder Links: TRS3232E

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


#### 8.1 Application Information

The TRS3232E interfaces logic lines from a UART or microcontroller to the voltage and current levels needed for RS232 communication. The TIN inputs will accept 5V logic with 3.3V  $V_{CC}$  supply. All baud rates up to 250kbps are supported.

It is important to use the correct capacitors for the VCC voltage. This will reduce ripple voltage on the TOUT outputs. If only one driver is needed, the unused driver input should be connected to  $V_{CC}$  or ground.

## 8.2 Typical Application

ROUT and DIN connect to UART or general-purpose logic lines. RIN and DOUT lines connect to a RS232 connector or cable. For proper operation, add capacitors as shown in Table 8-1.



 C3 can be connected to V<sub>CC</sub> or GND Resistor values shown are nominal.

Copyright © 2024 Texas Instruments Incorporated

Nonpolorized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Figure 8-1. Typical Operating Circuit and Capacitor Values

Table 8-1. V<sub>CC</sub> vs Capacitor Values

V <sub>CC</sub>	C1	C2, C3, C4							
3.3V ± 0.3V	0.1µF	0.1µF							
5V ± 0.5V	0.047µF	0.33µF							
3V ± 5.5V	0.1µF	0.47µF							

Deadwat Faldan Links TD000

### 8.2.1 Design Requirements

The recommended  $V_{CC}$  is 3.3V or 5V. 3V to 5.5V is also possible.

The maximum recommended bit rate is 250kbps.

#### 8.2.2 Detailed Design Procedure

All DIN inputs must be connected to valid low or high logic levels.

Select capacitor values based on V<sub>CC</sub> level for best performance.

#### 8.2.3 Application Curve

Figure 8-2 curves are for 3.3V VCC and 250kbps alternative bit data stream.




Figure 8-2. 250kbps Driver to Receiver Loopback Timing Waveform, V<sub>CC</sub>= 3.3V

#### 8.3 Power Supply Recommendations

The supply voltage,  $V_{CC}$ , should be between 3V and 5.5V. Select the values of the charge-pump capacitors using Table 8-1.

#### 8.4 Layout

## 8.4.1 Layout Guidelines

Keep the external capacitor traces short, specifically on the C1 and C2 nodes that have the fastest rise and fall times.

Product Folder Links: TRS3232E



# 8.4.2 Layout Example




Figure 8-3. Layout Diagram



# 9 Device and Documentation Support

## 9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (June 2021) to Revision E (December 2024)	Page
Changed the Device Information table to the Package Information table	1
Added the SOT-23-THN (DYY) package to the data sheet	1
Added Note 2 to the ESD ratings - IEC Specifications	4
Changes from Revision C (June 2021) to Revision D (June 2021)	Page
Added Applications: Industrial PCs, Wired networking, and Data center and enterprise computed to the control of the contr	
Changed the table note in the ESD Ratings - IEC Specifications to make it applicable to D, DE	
PW packages.	
Changed the thermal parameter values for D, DB and PW packages in the <i>Thermal Information</i>	on table5
Changes from Revision B (October 2017) to Revision C (June 2021)	Page
Added RGT package to the Device Information	1
Added the RGT Pin Configuration	3
Added the ESD Ratings - IEC Specifications	4
Added RGT to the Thermal Information	
Added RGT package to the Switching Characteristics	
• Changed the capacitor value From: 1 µf To: 0.1 µf in the Layout Diagram	

Product Folder Links: TRS3232E

	Texas Instruments
vananar 4i	aam

inges from Revision A (July 2015) to Revision B (October 2017)	Page			
Added Feature: Interoperable with RS-232 down to 2.7-V V <sub>CC</sub>	1			
Added Figure 5-3  Changes from Revision * (April 2007) to Revision A (July 2015)				
inges from Revision * (April 2007) to Revision A (July 2015)	Page			
<b>y</b>	1			
,	n			
	Deleted Ordering Information table			

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

www.ti.com

8-Nov-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TRS3232ECDR	Active	Production	SOIC (D)   16	2500   LARGE T&R Yes NIPDAU Level-1-260C-UNLIM 0 to 70		TRS3232EC			
TRS3232ECDR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3232EC
TRS3232ECDW	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	0 to 70	TRS3232EC
TRS3232ECDWR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3232EC
TRS3232ECDWR.B	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3232EC
TRS3232ECPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	RS32EC
TRS3232ECPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS32EC
TRS3232EIDBR	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIDBR.A	Active	Production	SSOP (DB)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIDR	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3232EI
TRS3232EIDR.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3232EI
TRS3232EIDRG4	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3232EI
TRS3232EIDRG4.A	Active	Production	SOIC (D)   16	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3232EI
TRS3232EIDW	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	-40 to 85	TRS3232EI
TRS3232EIDWR	Obsolete	Production	SOIC (DW)   16	-	-	Call TI	Call TI	-40 to 85	TRS3232EI
TRS3232EIDYYR	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIDYYR.A	Active	Production	SOT-23-THIN (DYY)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIPWR	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIPWR.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIPWRG4	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS32EI
TRS3232EIRGTR	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3232
TRS3232EIRGTR.A	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3232

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TRS3232E:

Automotive : TRS3232E-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 11-Oct-2025


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3232ECDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS3232ECDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TRS3232ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS3232EIDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TRS3232EIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS3232EIDRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS3232EIDYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
TRS3232EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TRS3232EIRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2




www.ti.com 11-Oct-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3232ECDR	SOIC	D	16	2500	353.0	353.0	32.0
TRS3232ECDWR	SOIC	DW	16	2000	350.0	350.0	43.0
TRS3232ECPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TRS3232EIDBR	SSOP	DB	16	2000	353.0	353.0	32.0
TRS3232EIDR	SOIC	D	16	2500	353.0	353.0	32.0
TRS3232EIDRG4	SOIC	D	16	2500	353.0	353.0	32.0
TRS3232EIDYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8
TRS3232EIPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TRS3232EIRGTR	VQFN	RGT	16	3000	367.0	367.0	35.0

PLASTIC SMALL OUTLINE




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




PLASTIC SMALL OUTLINE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE




- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOIC



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




PLASTIC QUAD FLATPACK - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-150.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025