

# TPS7B63-Q1 Automotive, 300mA, 40V High-Voltage, Ultra-Low-Quiescent-Current Watchdog LDO

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1: –40°C to 125°C, T<sub>A</sub>
- Maximum output current: 300mA
- 4V to 40V wide V<sub>IN</sub> input-voltage range with up to 45V transients
- Fixed 3.3V and 5V outputs
- Maximum dropout voltage: 400mV at 300mA
- Stable with output capacitor in wide range of capacitance (4.7 $\mu$ F to 500 $\mu$ F) and ESR (0.001 $\Omega$ to  $20\Omega$ )
- Low quiescent current  $(I_{(Q)})$ :
  - < 4µA when EN is low (shutdown mode)</li>
  - 19μA typical at light loads with WD EN high (watchdog disabled)
- Configurable for window watchdog or standard watchdog
- Open-to-closed window ratio configurable as 1:1 or
- Fully adjustable watchdog period (from 10ms to 500ms)
- 10% accurate watchdog period
- Dedicated WD EN pin to control watchdog ON-
- Fully adjustable power-good threshold and powergood delay period
- Low input-voltage tracking to UVLO
- Integrated fault protection
  - Overload current-limit protection
  - Thermal shutdown
- **Functional Safety-Capable** 
  - Documentation available to aid functional safety system design
- 16-pin HTSSOP package

## 2 Applications

- Automotive MCU power supplies
- Body control modules (BCM)
- Seat comfort modules
- EV and HEV battery management systems (BMS)
- Electronic gear shifters
- **Transmissions**
- Electrical power steering (EPS)

## 3 Description

automotive microcontroller or microprocessor power-supply applications, the watchdog is used to monitor the microcontroller working status to prevent software runaway. The watchdog must be independent of the microcontroller in a reliable system.

The TPS7B63-Q1 is a 300mA watchdog low-dropout regulator (LDO) designed for an operating voltage up to 40V, with typical quiescent current of only 19µA at light load. The device integrates a programmable function for selecting a window watchdog or standard watchdog, with an external resistor to set the watchdog time within 10% accuracy.


#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE(2)		
TPS7B63-Q1	PWP (HTSSOP, 16)	5mm × 6.4mm		

- For more information, see the Mechanical, Packaging, and Orderable Information.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.

#### **Device Information**

PART NUMBER	OUTPUT VOLTAGE	PACKAGE
TPS7B6333-Q1	Fixed 3.3V	HTSSOP (16)
TPS7B6350-Q1	Fixed 5V	111330F (10)



**Typical Application Schematic** 



The PG pin on the TPS7B63-Q1 indicates when the output voltage is stable and in regulation. The power-good delay period and power-good threshold can be adjusted by selecting external components. The device also features integrated short-circuit and overcurrent protection. The combination of such features makes this device particularly flexible and designed to supply a microcontroller in automotive applications.




## **Table of Contents**

1 Features	1	6.4 Device Functional Modes	20
2 Applications	1	7 Application and Implementation	21
3 Description	1	7.1 Application Information	<mark>2</mark> 1
4 Pin Configuration and Functions	4	7.2 Typical Application	<mark>2</mark> 1
5 Specifications	5	7.3 Power Supply Recommendations	23
5.1 Absolute Maximum Ratings	5	7.4 Layout	24
5.2 ESD Ratings	5	8 Device and Documentation Support	25
5.3 Recommended Operating Conditions	5	8.1 Documentation Support	25
5.4 Thermal Information	6	8.2 Receiving Notification of Documentation Updates.	25
5.5 Electrical Characteristics	6	8.3 Support Resources	25
5.6 Switching Characteristics		8.4 Trademarks	25
5.7 Typical Characteristics	9	8.5 Electrostatic Discharge Caution	25
6 Detailed Description		8.6 Glossary	
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram		10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	25



## **4 Pin Configuration and Functions**



NC - No internal connection

Figure 4-1. PWP PowerPAD™ Package, 16-Pin HTSSOP With Exposed Thermal Pad (Top View)

Table 4-1. Pin Functions

P	IN	TVDE	DECORPTION
NAME	NO.	TYPE	DESCRIPTION
DELAY	8	0	Power-good delay period adjustment pin. Connect this pin with a capacitor to ground to adjust the power-good delay time.
EN	2	ı	Device enable pin. Pull this pin down to low-level voltage to disable the device. Pull this pin up to high-level voltage to enable the device.
FSEL	3	I	Internal oscillator frequency selection pin. Pull this pin down to low-level voltage to select the high-frequency oscillator. Pull this pin up to high-level voltage to select the low-frequency oscillator.
GND	5, 13	_	Ground reference
IN	1	I	Device input power-supply pin
NC	6	_	Not connected
OUT	16	0	Device 3.3-V or 5-V regulated output voltage pin
PG	14	0	Power-good pin. Open-drain output pin. Pull this pin up to V <sub>OUT</sub> or to a reference through a resistor. When the output voltage is not ready, this pin is pulled down to ground.
PGADJ	15	ı	Power-good threshold adjustment pin. Connect a resistor divider between the PGADJ and OUT pins to set the power-good threshold. Connect this pin to ground to set the threshold to 91.6% of output voltage V <sub>OUT</sub> .
ROSC	7	0	Watchdog timer adjustment pin. Connect a resistor between the ROSC pin and the GND pin to set the duration of the watchdog monitor. Leaving this pin open or connecting this pin to ground results in the watchdog reporting a fault at the watchdog output (WDO).
WD	9	I	Watchdog service-signal input pin.
WDO	10	0	Watchdog status pin. Open-drain output pin. Pull this pin up to OUT or a reference voltage through a resistor. When watchdog fault occurs, this pin is pulled down to a low-level voltage.
WD_EN	11	ı	Watchdog enable pin. Pull this pin down to a low level to enable the watchdog. Pull this pin up to a high level to disable the watchdog.
WRS	12	ı	Window ratio selection pin (only applicable for the window watchdog). Pull this pin down to a low level to set the open:closed window ratio to 1:1. Pull this pin up to high level to set the open:closed window ratio to 8:1.
WTS	4	I	Watchdog type-selection pin. To set the window watchdog, connect this pin to the GND pin. To set the standard watchdog, pull this pin high.
Thermal pad	_	_	Solder to board to improve the thermal performance.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



## 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
Unregulated input	IN, EN	-0.3	45	V
Internal oscillator reference voltage	ROSC	-0.3	7	V
Power-good delay-timer output	DELAY	-0.3	7	V
Regulated output	OUT	-0.3	7	V
Power-good output voltage	PG	-0.3	7	V
Watchdog status output voltage	WDO	-0.3	7	V
Watchdog frequency selection, watchdog-type selection	FSEL, WTS	-0.3	45	V
Watchdog enable	WD_EN	-0.3	7	V
Watchdog service signal voltage	WD	-0.3	7	V
Window ratio selection	WRS	-0.3	7	V
Power-good threshold-adjustment voltage	PGADJ	-0.3	7	V
Operating junction temperature, T <sub>J</sub>	'	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> , device HBM ESD classification level 2		±2000	
V <sub>(ESD)</sub>		Charged-device model (CDM), per AEC Q100-011,	All pins	±500	V
	device CDM ESD classification level C4B		Corner pins (1, 14, 15, and 28)	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **5.3 Recommended Operating Conditions**

Over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Unregulated input	IN	4	40	V
40-V pins	EN, FSEL, WTS	0	V <sub>IN</sub>	V
Regulated output	OUT	0	5.5	V
Power good, watchdog status, reference oscillator	PG, WDO, ROSC	0	5.5	V
Low voltage pins	WD, WD_EN, PGADJ, DELAY, WRS	0	5.5	V
Output current	·	0	300	mA
Ambient temperature, T <sub>A</sub>	-40	125	°C	

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

<sup>(2)</sup> All voltage values are with respect to ground.



## **5.4 Thermal Information**

		TPS7B63-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.7	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	28.9	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	23.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	23.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **5.5 Electrical Characteristics**

 $V_{IN}$  = 14 V,  $C_{OUT} \ge 4.7 \ \mu\text{F}$ , 1 m $\Omega$  < ESR < 20  $\Omega$ , and  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VO	LTAGE AND CURRENT (IN)					
V <sub>IN</sub>	Input voltage		4		40	V
I <sub>(SLEEP)</sub>	Input sleep current	EN = OFF			4	μA
		$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog disabled; $I_{\text{OUT}}$ < 1 mA; $T_{\text{J}}$ < 80°C		19	29.6	
$I_{(Q)}$	Input quiescent current	$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog enabled; $I_{\text{OUT}}$ < 1 mA		28	42	μA
		$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog enabled; $I_{\text{OUT}}$ < 100 mA		78	98	
V <sub>(UVLO)</sub>	Undervoltage lockout, falling	Ramp V <sub>IN</sub> down until output is turned off			2.6	V
V <sub>(UVLO_HYST)</sub>	UVLO hysteresis			0.5		V
	<del>-</del>	N AND FSEL (EN, WTS, AND FSEL)				
V <sub>IL</sub>	Low-level input voltage				0.7	V
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>hys</sub>	Hysteresis			150		mV
WATCHDOG	ENABLE (WD_EN PIN)				'	
V <sub>IL</sub>	Low-level input threshold voltage for watchdog enable pin	Watchdog enabled			0.7	V
V <sub>IH</sub>	High-level input threshold voltage for watchdog enable pin	Watchdog disabled	2			V
I <sub>WD_EN</sub>	Pulldown current for watchdog enable pin	V <sub>WD_EN</sub> = 5 V			3	μΑ
REGULATE	D OUTPUT (OUT)					
W	Pagulated output	$V_{IN}$ = 5.6 V to 40 V for fixed 5-V $V_{OUT}$ , $V_{IN}$ = 4 V to 40 V for fixed 3.3-V $V_{OUT}$ , $I_{OUT}$ = 0 to 300 mA, -40°C $\leq$ T <sub>J</sub> $\leq$ 125°C	-2%		2%	
V <sub>OUT</sub>	Regulated output	$V_{IN}$ = 5.6 V to 40 V for fixed 5-V $V_{OUT}$ ; $V_{IN}$ = 4 V to 40 V for fixed 3.3-V $V_{OUT}$ ; $I_{OUT}$ = 0 to 300 mA	-2.5%		2.5%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	V <sub>IN</sub> = 5.6 V to 40 V			10	mV

Submit Document Feedback Product Folder Links: TPS7B63-Q1

## **5.5 Electrical Characteristics (continued)**

 $V_{IN}$  = 14 V,  $C_{OUT} \ge 4.7 \ \mu\text{F}$ , 1 m $\Omega$  < ESR < 20  $\Omega$ , and  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	I <sub>OUT</sub> = 1 mA to 300 mA			20	mV
\ /	Daniel de la contraction de la	I <sub>OUT</sub> = 300 mA <sup>(2)</sup>		300	400	>/
$V_{(dropout)}$	Dropout voltage (V <sub>IN</sub> – V <sub>OUT</sub> )	I <sub>OUT</sub> = 200 mA <sup>(2)</sup>		170	325	mV
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> in regulation	0		300	mA
I <sub>(LIM)</sub>	Output current limit	V <sub>OUT</sub> shorted to ground, V <sub>IN</sub> = 5.6 V to 40 V	301	680	1000	mA
DODD	Decree of the state of the stat	$I_{OUT}$ = 100 mA; $C_{OUT}$ = 10 $\mu$ F; frequency (f) = 100 Hz		60		-ID
PSRR	Power-supply ripple rejection <sup>(1)</sup>	$I_{OUT}$ = 100 mA; $C_{OUT}$ = 10 $\mu$ F; frequency (f) = 100 kHz		40		dB
POWER-GOO	DD (PG, PGADJ)		,		,	
V <sub>OL(PG)</sub>	PG output, low voltage	I <sub>OL</sub> = 5 mA, PG pulled low			0.4	V
I <sub>lkg(PG)</sub>	PG pin leakage current	PG pulled to V <sub>OUT</sub> through a 10-kΩ resistor			1	μΑ
V <sub>(PG_TH)</sub>	Default power-good threshold	V <sub>OUT</sub> powered above the internally set tolerance, PGADJ pin shorted to ground	89.6	91.6	93.6	% of V <sub>OUT</sub>
V <sub>(PG_HYST)</sub>	Power-good hysteresis	V <sub>OUT</sub> falling below the internally set tolerance hysteresis		2		% of V <sub>OUT</sub>
PGADJ						
V <sub>(PGADJ_TH)</sub>	Switching voltage for the power- good adjust pin	V <sub>OUT</sub> is falling	1.067	1.1	1.133	V
POWER-GOO	DD DELAY		-			
I <sub>(DLY_CHG)</sub>	DELAY capacitor charging current		3	5	10	μA
V <sub>(DLY_TH)</sub>	DELAY pin threshold to release PG high	Voltage at DELAY pin is ramped up	0.95	1	1.05	V
I <sub>(DLY_DIS)</sub>	DELAY capacitor discharging current	V <sub>DELAY</sub> = 1 V	0.5			mA
CURRENT VO	OLTAGE REFERENCE (ROSC)				'	
V <sub>ROSC</sub>	Voltage reference		0.95	1	1.05	V
WATCHDOG	(WD, WDO, WRS)					
V <sub>IL</sub>	Low-level threshold voltage for the watchdog input and window-ratio select	For WD and WRS pins			30	% of V <sub>OUT</sub>
V <sub>IH</sub>	High-level threshold voltage for the watchdog input and window-ratio select	For WD and WRS pins	70			% of V <sub>OUT</sub>
V <sub>(HYST)</sub>	Hysteresis			10		% of V <sub>OUT</sub>
I <sub>WD</sub>	Pulldown current for the WD pin	V <sub>WDO</sub> = 5 V		2	4	μA
V <sub>OL</sub>	Low-levlel watchdog output	I <sub>WDO</sub> = 5 mA			0.4	V
I <sub>lkg</sub>	WDO pin leakage current	WDO pin pulled to $V_{OUT}$ through 10-k $\Omega$ resistor			1	μA
OPERATING	TEMPERATURE RANGE					
T <sub>J</sub>	Junction temperature		-40		150	°C
T <sub>(SD)</sub>	Junction shutdown temperature			175		°C
T <sub>(HYST)</sub>	Hysteresis of thermal shutdown			25		°C

<sup>(1)</sup> Design information – not tested, determined by characterization.

<sup>(2)</sup> This test is done with V<sub>OUT</sub> in regulation, measuring the V<sub>IN</sub> – V<sub>OUT</sub> when V<sub>OUT</sub> drops by 100 mV from the rated output voltage at the specified load.




## **5.6 Switching Characteristics**

 $V_I$  = 14 V,  $C_O$  ≥ 4.7  $\mu$ F, 1 m $\Omega$  < ESR < 20  $\Omega$ , and  $T_J$  =  $-40^{\circ}$ C to 150 $^{\circ}$ C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-GO	OD DELAY (DELAY)					
t <sub>(DEGLITCH)</sub>	Power-good deglitch time		50	180	250	μs
t <sub>(DLY_FIX)</sub>	Fixed power-good delay	No capacitor connect at DELAY pin		248	900	μs
t <sub>(DLY)</sub>	Power-on-reset delay	Delay capacitor value: C <sub>(DELAY)</sub> = 100 nF		20		ms
WATCHDOG	(WD, WDO, WRS)					
	Watchdog window duration	$R_{(ROSC)}$ = 20 k $\Omega$ ±1%, FSEL = LOW	9	10	11	ms
t <sub>(WD)</sub>		$R_{(ROSC)}$ = 20 k $\Omega$ ±1%, FSEL = HIGH	45	50	55	
t <sub>(WD_TOL)</sub>	Tolerance of watchdog window duration using external resistor	Excludes tolerance of $R_{(ROSC)}$ = 20 k $\Omega$ to 100 k $\Omega$	-10%		10%	
t <sub>p(WD)</sub>	Watchdog service-signal duration		100			μs
t <sub>(WD_HOLD)</sub>	Watchdog output resetting time (percentage of settled watchdog window duration)			20		% of t <sub>(WD)</sub>
	Watchdog output resetting time	$R_{(ROSC)}$ = 20 k $\Omega$ ± 1%, FSEL = LOW	1.8	2	2.2	ms
t(WD_RESET)		$R_{(ROSC)}$ = 20 k $\Omega$ ± 1%, FSEL = HIGH	9	10	11	

## **5.7 Typical Characteristics**






## **5.7 Typical Characteristics (continued)**






## **5.7 Typical Characteristics (continued)**





## **5.7 Typical Characteristics (continued)**




## **6 Detailed Description**

#### 6.1 Overview

The TPS7B63-Q1 is a 300-mA, 40-V monolithic low-dropout linear voltage regulator with integrated watchdog and adjustable power-good threshold functionality. This voltage regulator consumes only 19-µA quiescent current in light-load applications. Because of the adjustable power-good delay (also called power-on-reset delay) and the adjustable power-good threshold, this device is designed as a power supply for microprocessors and microcontrollers in automotive applications.

## 6.2 Functional Block Diagram



## 6.3 Feature Description

### 6.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. A high input activates the device and turns the regulator ON. Connect this input pin to an external microcontroller or a digital control circuit to enable and disable the device, or connect to the IN pin for self-bias applications.



#### 6.3.2 Adjustable Power-Good Threshold (PG, PGADJ)

The PG pin is an open-drain output with an external pullup resistor to the regulated supply, and the PGADJ pin is a power-good threshold adjustment pin. Connecting the PGADJ pin to GND sets the power-good threshold value to the default,  $V_{(PG\_TH)}$ . When  $V_{OUT}$  exceeds the default power-good threshold, the PG output turns high after the power-good delay period has expired. When  $V_{OUT}$  falls below  $V_{(PG\_TH)} - V_{(PG\_HYST)}$ , the PG output turns low after a short deglitch time.

The power-good threshold is also adjustable from 1.1 V to 5 V by using an external resistor divider between PGADJ and OUT. The threshold can be calculated using Equation 1:

$$V_{(PG\_ADJ) \, falling} = V_{(PGADJ\_TH) \, falling} \times \frac{R1 + R2}{R2}$$

$$V_{(PG\_ADJ) \, risng} = \left[ V_{(PGADJ\_TH) \, falling} + 26 \, \text{mV} \, (typ) \right] \times \frac{R1 + R2}{R2}$$
(1)

#### where

- V<sub>(PG ADJ)</sub> is the adjustable power-good threshold
- V<sub>(PG\_REF)</sub> is the internal comparator reference voltage of the PGADJ pin, 1.1 V typical, 2% accuracy specified under all conditions

By setting the power-good threshold  $V_{(PG\_ADJ)}$ , when  $V_{OUT}$  exceeds this threshold, the PG output turns high after the power-good delay period has expired. When  $V_{OUT}$  falls below  $V_{(PG\_ADJ)} - V_{(PG\_HYST)}$ , the PG output turns low after a short deglitch time. Figure 6-1 shows typical hardware connections for the PGADJ pin and DELAY pin.




Figure 6-1. Adjustable Power-Good Threshold

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

## 6.3.3 Adjustable Power-Good Delay Timer (DELAY)

The power-good delay period is a function of the value set by an external capacitor on the DELAY pin before turning the PG pin high. Figure 6-2 illustrates typical power-good and delay behavior. Connecting an external capacitor from this pin to GND sets the power-good delay period. The constant current charges an external capacitor until the voltage exceeds a threshold to trip an internal comparator, and Equation 2 determines the power-good delay period:

$$t_{(DLY)} = t_{dly\_fix} + \frac{C_{DELAY} \times 1V}{5 \,\mu A} \tag{2}$$

#### where

- t<sub>(DLY)</sub> is the adjustable power-good delay period
- C<sub>DELAY</sub> is the value of the power-good delay capacitor




Figure 6-2. Power Up and Conditions for Activating Power-Good

If the DELAY pin is open, the default delay time is  $t_{(D|Y|E|X)}$ .

#### 6.3.4 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage falls below an internal UVLO threshold,  $V_{(UVLO)}$ . This ensures that the regulator does not latch into an unknown state during low-input-voltage conditions. If the input voltage has a negative transient which drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence once the input voltage is above the required level.

#### 6.3.5 Current Limit

This device features current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This feature protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to  $I_{(LIM)}$  to protect the device from excessive power dissipation.

#### 6.3.6 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. The junction temperature

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

exceeding the TSD trip point causes the output to turn off. When the junction temperature falls below the  $T_{(SD)}$  –  $T_{(HYST)}$ , the output turns on again.

#### 6.3.7 Integrated Watchdog

This device has an integrated watchdog with fault (WDO) output option. Both window watchdog and standard watchdog are available in one device. The watchdog operation, service fault conditions, and differences between window watchdog and standard watchdog are described as follows.

### 6.3.7.1 Window Watchdog (WTS, ROSC, FSEL and WRS)

This device works in the window watchdog mode when the watchdog type selection (WTS) pin is connected to a to low voltage level. The user can set the duration of the watchdog window by connecting an external resistor ( $R_{ROSC}$ ) to ground at the ROSC pin and setting the voltage level at the FSEL pin. The current through the  $R_{ROSC}$  resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (the watchdog timer period) by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window duration to 5 times as long as that of a low voltage level with same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency, as shown by the following equations:

FSEL low 
$$t_{\text{(WD)}} = R_{\text{ROSC}} \times 0.5 \times 10^{-6}$$
 (3)

FSEL high 
$$t_{\text{(WD)}} = R_{\text{ROSC}} \times 2.5 \times 10^{-6}$$
 (4)

Watchdog initialization 
$$t_{(WD\ INI)} = 8 \times t_{(WD)}$$
 (5)

Open and closed windows 
$$t_{(WD)} = t_{(OW)} + t_{(CW)}$$
 (6)

WRS low 
$$t_{(OW)} = t_{(CW)} = 50\% \times t_{(WD)}$$
 (7)

WRS high 
$$t_{(OW)} = 8 \times t_{(CW)} = (8/9) \times t_{(WD)}$$
 (8)

#### where:

- t<sub>(WD)</sub> is the duration of the watchdog window
- R<sub>ROSC</sub> is the resistor connected at the ROSC pin
- $t_{(WD\ INI)}$  is the duration of the watchdog initialization
- t<sub>(OW)</sub> is the duration of the open watchdog window
- t<sub>(CW)</sub> is the duration of the closed watchdog window

For all the foregoing items, the unit of resistance is  $\Omega$  and the unit of time is s.

Table 6-1 illustrates several periods of watchdog window with typical conditions.

Table 6-1. Several Typical Periods of Watchdog Window

Table 6-1. Several Typical Periods of Watchdog Willidow								
FSEL	R <sub>(ROSC)</sub> (kΩ)	I <sub>(ROSC)</sub> (μA)	t <sub>(WD)</sub> (ms)	WATCHDOG PERIOD TOLERANCE				
	200	5	500	15%				
	100	10	250					
Lliab	50	20	125					
High	40	25	100	10%				
	25	40	62.5					
	20	50	50					
	100	10	50					
	50	20	25					
Low	40	25	20	10%				
	25	40	12.5					
	20	50	10					

As illustrated in Figure 6-3, each watchdog window consists of an open window and a closed window. While the window ratio selection (WRS) pin is low, each open window  $(t_{(OW)})$  and closed window  $(t_{(CW)})$  has a width approximately 50% of the watchdog window  $(t_{(WD)})$ . While the WRS pin is high, the ratio between open window and closed window is about 8:1. However, there is an exception to this; the first open window after watchdog initialization  $(t_{(WD_{-}INI)})$  is eight times the duration of the watchdog window. The watchdog must receive the service signal (by software, external microcontroller, and so forth) during this initialization open window.

A watchdog fault occurs when servicing the watchdog during a closed window, or not servicing during an open window.




Figure 6-3. Watchdog Initialization, Open Window and Closed Window

#### 6.3.7.2 Standard Watchdog (WTS, ROSC and FSEL)

This device works in the standard watchdog mode when the watchdog type selection (WTS) pin is connected to a high voltage level. The same as in window watchdog mode, the user can set the duration of the watchdog window by adjusting the external resistor ( $R_{ROSC}$ ) value at the ROSC pin and setting the voltage level at the FSEL pin. The current through the  $R_{ROSC}$  resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (the watchdog timer period) by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window duration to 5 times as long as that of a low voltage level with same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency, as shown by the following equations:

FSEL low 
$$t_{(WD)} = R_{ROSC} \times 0.5 \times 10^{-6}$$
 (9)

FSEL high 
$$t_{(WD)} = R_{ROSC} \times 2.5 \times 10^{-6} \tag{10}$$

Watchdog initialization 
$$t_{(WD\_INI)} = 8 \times t_{(WD)}$$
 (11)

#### where:

- t<sub>(WD)</sub> is the duration of the watchdog window
- R<sub>ROSC</sub> is the resistor connected at the ROSC pin
- $t_{(WD\ INI)}$  is the duration of the watchdog initialization

For all the foregoing items, the unit of resistance is  $\Omega$  and the unit of time is s

Compared with window watchdog, there is no closed window in standard watchdog mode. The standard watchdog receives a service signal at any time within the watchdog window. The watchdog fault occurs when not servicing watchdog during the watchdog window.

#### 6.3.7.3 Watchdog Service Signal and Watchdog Fault Outputs (WD and WDO)

The watchdog service signal (WD) must stay high for at least 100  $\mu$ s. The WDO pin is the fault output terminal and is tied high through a pullup resistor to a regulated output supply. When a watchdog fault occurs, the device momentarily pulls WDO low for a duration of  $t_{\text{(WD HOLD)}}$ .

$$t_{(WD\_HOLD)} = 20\% \times t_{(WD)} \tag{12}$$

#### 6.3.7.4 ROSC Status Detection (ROSC)

When a watchdog function is enabled, if the ROSC pin is shorted to GND or open, the watchdog output (WDO) pin remains low, indicating a fault status. If the watchdog function is disabled, ROSC pin status detection does not work.

#### 6.3.7.5 Watchdog Enable (PG and WD\_EN)

When PG (power good) is high, an external microcontroller or a digital circuit can apply a high or low logic signal to the  $\overline{WD}$ \_EN pin to disable or enable the watchdog. A low input to this pin turns the watchdog on, and a high input turns the watchdog off. If PG is low, the watchdog is disabled and the watchdog-fault output (WDO) pin stays in the high-impedance state.

#### 6.3.7.6 Watchdog Initialization

On power up and during normal operation, the watchdog initializes under the conditions shown in Table 6-2.

Table 6-2. Conditions for Watchdog Initialization

EDGE	WHAT CAUSES THE WATCHDOG TO INITIALIZE
<b>↑</b>	Rising edge of PG (power good) while the watchdog is in the enabled state, for example, during soft power up
<b>↓</b>	Falling edge of WD_EN while PG is already high, for example, when the microprocessor enables the watchdog after the device is powered up
<b>↑</b>	Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### 6.3.7.7 Window Watchdog Operation (WTS = Low)

The window watchdog is able to monitor whether the frequency of the watchdog service signal (WD) is within certain ranges. A watchdog low-voltage fault is reported when the frequency of the watchdog service signal is out of the setting range. Figure 6-4 shows the window watchdog initialization and operation for the TPS7B63-Q1 (WRS is low). After the output voltage is in regulation and PG is high, the window watchdog becomes enabled when an external signal pulls  $\overline{\text{WD}}_{\overline{\text{EN}}}$  (the watchdog enable pin) low. This causes the watchdog to initialize and wait for a service signal during the first initialization window for 8 times the duration of  $t_{\text{(WD)}}$ . A service signal applied to the WD pin during the initialization open window resets the watchdog counter and a closed window starts. To prevent a fault condition from occurring, watchdog service must not occur during the closed window. Watchdog service must occur during the following open window to prevent a fault condition from occurring. The fault output (WDO), externally pulled up to  $V_{\text{OUT}}$  (typical), stays high as long as the watchdog receives a proper service signal and there is no other fault condition.




Figure 6-4. Window Watchdog Operation

Three different fault conditions occur in Figure 6-4:

- Fault 1: The watchdog service signal is received during the closed window. The WDO is triggered once, receiving a WD rising edge during the closed window.
- Fault 2: The watchdog service signal is not received during the open window. WDO is triggered after the maximum open-window duration t<sub>(WD)</sub> / 2.
- Fault 3: The watchdog service signal is not received during the WD initialization. WDO is triggered after the maximum initialization window duration 8 × t<sub>(WD)</sub>.

#### 6.3.7.8 Standard Watchdog Operation (WTS = High)

The standard watchdog is able to monitor whether the frequency of the watchdog service signal (WD) is lower than a certain value. A watchdog low-voltage fault is reported when the frequency of the watchdog service signal is lower than the set value.

Figure 6-5 shows the standard watchdog initialization and operation for the TPS7B63-Q1. Similar to the window watchdog, after output the voltage is in regulation and PG asserts high, the standard watchdog becomes enabled when an external signal pulls  $\overline{\text{WD}_{EN}}$  low. This causes the standard watchdog to initialize and wait for a service signal during the first initialization window for 8 times the duration of  $t_{(WD)}$ . A service signal applied to the WD pin during the first open window resets the watchdog counter and another open window starts. To prevent a fault condition from occurring, watchdog service must occur during the every open window to prevent a fault condition from occurring. The fault output (WDO), externally pulled up to  $V_{OUT}$  (typical), stays high as long as the watchdog receives proper service and there is not fault condition.




Figure 6-5. Standard Watchdog Operation

Two different fault conditions occur in Figure 6-5:

- Fault 1: The watchdog service signal is not received during the open window. WDO is triggered after the maximum open-window duration t<sub>(WD)</sub>.
- Fault 2: The watchdog service signal is not received during the WD initialization. WDO is triggered after the maximum initialization window duration 8 × t<sub>(WD)</sub>.

#### 6.4 Device Functional Modes

### 6.4.1 Operation With Input Voltage Lower Than 4 V

The device normally operates with input voltages above 4 V. The device can also operate at lower input voltages; the maximum UVLO voltage is 2.6 V. At input voltages below the actual UVLO voltage, the device does not operate.

#### 6.4.2 Operation With Input Voltage Higher Than 4 V

When the input voltage is greater than 4 V, if the input voltage is higher than the output set value plus the device dropout voltage, then the output voltage is equal to the set value. Otherwise, the output voltage is equal to the input voltage minus the dropout voltage.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

## 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

The TPS7B63-Q1 is a 300-mA low-dropout watchdog linear regulator with ultralow quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic function of the device.

### 7.2 Typical Application

Figure 7-1 shows a typical application circuit for the TPS7B63-Q1. Different values of external components can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. TI recommends using a low-ESR ceramic capacitor with a dielectric of type X7R.




Figure 7-1. TPS7B63-Q1 Typical Application Schematic

### 7.2.1 Design Requirements

For this design example, use the parameters listed in Table 7-1.

**Table 7-1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage range	4 V to 40 V for TPS7B6333-Q1 5.6 V to 40 V for TPS7B6350-Q1
Input capacitor range	10 μF to 22 μF
Output voltage	3.3 V, 5 V
Output current rating	300 mA maximum
Output capacitor range	4.7 μF to 500 μF
Power-good threshold	Adjustable or fixed
Power-good delay capacitor	100 pF to 100 nF
Watchdog type	Standard watchdog or window watchdog
Watchdog window periods	10 ms to 500 ms

#### 7.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
- · Output voltage
- · Output current
- Power-good threshold
- · Power-good delay capacitor
- Watchdog type
- Watchdog window period

#### 7.2.2.1 Input Capacitor

When using a TPS7B63-Q1, TI recommends adding a 10- $\mu$ F to 22- $\mu$ F capacitor with a 0.1  $\mu$ F ceramic bypass capacitor in parallel at the input to keep the input voltage stable. The voltage rating must be greater than the maximum input voltage.

#### 7.2.2.2 Output Capacitor

Ensuring the stability of the TPS7B63-Q1 requires an output capacitor with a value in the range from 4.7  $\mu$ F to 500  $\mu$ F and with an ESR range from 0.001  $\Omega$  to 20  $\Omega$ . TI recommends selecting a ceramic capacitor with low ESR to improve the load transient response.

#### 7.2.2.3 Power-Good Threshold

The power-good threshold is set by connecting PGADJ to GND or to a resistor divider from OUT to GND. The *Adjustable Power-Good Threshold (PG, PGADJ)* section provides the method for setup of the power-good threshold.

#### 7.2.2.4 Power-Good Delay Period


The power-good delay period is set by an external capacitor (C<sub>DELAY</sub>) to ground, with a typical capacitor value from 100 pF to 100 nF. Calculate the correct capacitance for the application using Equation 2.

#### 7.2.2.5 Watchdog Setup

The Integrated Watchdog section discusses the watchdog type selection and watchdog window-period setup method.

Product Folder Links: TPS7B63-Q1

## 7.2.3 Application Curves



## 7.3 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B63-Q1, TI recommends adding a capacitor with a value of  $\geq$ 10  $\mu$ F with a 0.1  $\mu$ F ceramic bypass capacitor in parallel at the input.

### 7.4 Layout

## 7.4.1 Layout Guidelines

For LDO power supplies, especially high-voltage and high-current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of thermal limitation. To improve the thermal performance of the device and maximize the current output at high ambient temperature, TI recommends spreading the thermal pad as much as possible and putting enough thermal vias on the thermal pad. Figure 7-4 shows an example layout.

## 7.4.2 Layout Example




Figure 7-4. Layout Recommendation

## 8 Device and Documentation Support

## 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS7B63xx-Q1 Evaluation Module user's guide

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	changes from Revision C (December 2022) to Revision D (June 2025)	Page
•	Added Package Information table to Description section	1

С	hanges from Revision B (September 2020) to Revision C (December 2022)	Page
•	Changed PADJ and WTS pins to inputs instead of outputs	4
	Changed Load Regulation graph and changed VIN condition for I <sub>OUT</sub> = 200 mA Line Transient graphs	
•	Changed resistor values in TPS7B63xx-Q1 Typical Application Schematic figure	21

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 21-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS7B6333QPWPRQ1	Active	Production	HTSSOP (PWP)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B6333Q
TPS7B6333QPWPRQ1.A	Active	Production	null (null)	2000   LARGE T&R	-	NIPDAU	Level-3-260C-168 HR	See	7B6333Q
								TPS7B6333QPWPRQ1	
TPS7B6350QPWPRQ1	Active	Production	HTSSOP (PWP)   16	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B6350Q
TPS7B6350QPWPRQ1.A	Active	Production	null (null)	2000   LARGE T&R	-	NIPDAU	Level-3-260C-168 HR	See	7B6350Q
								TPS7B6350QPWPRQ1	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B6333QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B6350QPWPRQ1	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


www.ti.com 21-May-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B6333QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS7B6350QPWPRQ1	HTSSOP	PWP	16	2000	350.0	350.0	43.0

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




#### NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 8. Size of metal pad may vary due to creepage requirement.
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated