
SGLS157 - MARCH 2003

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree<sup>†</sup>
- 1 A Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage Down to 230 mV at 1 A (TPS76750)
- Ultralow 85 μA Typical Quiescent Current
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Fast Transient Response
- 2% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power-On Reset With 200-ms Delay (See TPS768xx for PG Option)
- 20-Pin TSSOP PowerPAD™ (PWP) Package
- Thermal Shutdown Protection



NC - No internal connection

#### description

This device is designed to have a fast transient response and be stable with 10-µF low ESR capacitors. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 230 mV at an output current of 1 A for the TPS76750) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 85  $\mu$ A over the full range of output current, 0 mA to 1 A). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to 1  $\mu$ A at T, I = 25°C.

The RESET output of the TPS767xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS767xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

The TPS767xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges. The TPS767xx family is available in a 20-pin PWP package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.




SGLS157 - MARCH 2003

#### TPS76733 DROPOUT VOLTAGE



 $T_A$  – Free-Air Temperature –  $^{\circ}$ C



100 200 300 400 500 600 700 800 900 1000

 $t - Time - \mu s$ 


**TPS76733** 

#### **AVAILABLE OPTIONS**

AVAILABLE OF HORS									
TJ	OUTPUT VOLTAGE (V)	TSSOP (PWP) <sup>†</sup>							
	TYP								
	5.0	TPS76750QPWPREP							
	3.3	TPS76733QPWPREP							
	3.0	TPS76730QPWPREP‡							
	2.8	TPS76728QPWPREP <sup>‡</sup>							
-40°C to 125°C	2.7	TPS76727QPWPREP <sup>‡</sup>							
40 0 10 123 0	2.5	TPS76725QPWPREP							
	1.8	TPS76718QPWPREP							
	1.5	TPS76715QPWPREP							
	Adjustable 1.5 V to 5.5 V	TPS76701QPWPREP							

<sup>†</sup> Available taped and reeled in quantities of 2000 per reel.


<sup>&</sup>lt;sup>‡</sup>This devices is product preview.



<sup>†</sup> See application information section for capacitor selection details.

Figure 1. Typical Application Configuration (For Fixed Output Options)


#### functional block diagram—adjustable version





SGLS157 - MARCH 2003

# functional block diagram—fixed-voltage version




#### **Terminal Functions**

#### **PWP Package**

· · · · · · · · · · · · · · ·	9-								
TER	MINAL	1/0	DESCRIPTION						
NAME	NO.	1/0	DESCRIPTION						
EN	5	I	Enable input						
FB/NC	15	I	Feedback input voltage for adjustable device (no connect for fixed options)						
GND	3		Regulator ground						
GND/HSINK	1, 2, 9, 10, 11, 12, 19, 20		Ground/heatsink						
IN	6, 7	I	Input voltage						
NC	4, 8, 17, 18		No connect						
OUT	13, 14	0	Regulated output voltage						
RESET	16	0	RESET output						

#### timing diagram



 $<sup>^\</sup>dagger$  V<sub>res</sub> is the minimum input voltage for a valid  $\overline{\text{RESET}}$ . The symbol V<sub>res</sub> is not currently listed within EIA or JEDEC standards for semiconductor symbology.

<sup>‡</sup> V<sub>IT</sub> –Trip voltage is typically 5% lower than the output voltage (95%V<sub>O</sub>) V<sub>IT</sub> to V<sub>IT</sub> is the hysteresis voltage.

SGLS157 - MARCH 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input voltage range <sup>‡</sup> , V <sub>I</sub>	0.3 V to 13.5 V
Voltage range at EN	
Maximum RESET voltage	
Peak output current	Internally limited
Output voltage, V <sub>O</sub> (OUT, FB)	
Continuous total power dissipation	
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
ESD rating, HBM	2 kV

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE - FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
PWP§	0	2.9 W	23.5 mW/°C	1.9 W	1.5 W
L bMb3	300	4.3 W	34.6 mW/°C	2.8 W	2.2 W
	0	3 W	23.8 mW/°C	1.9 W	1.5 W
PWP¶	300	7.2 W	57.9 mW/°C	4.6 W	3.8 W

<sup>§</sup> This parameter is measured with the recommended copper heat sink pattern on a 1-layer PCB, 5-in × 5-in PCB, 1 oz. copper, 2-in  $\times$  2-in coverage (4 in<sup>2</sup>).

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> #	2.7	10	V
Output voltage range, VO	1.5	5.5	V
Output current, I <sub>O</sub> (see Note 1)	0	1.0	Α
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

<sup>#</sup> To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ . NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>‡</sup> All voltage values are with respect to network terminal ground.

 $<sup>\</sup>P$  This parameter is measured with the recommended copper heat sink pattern on a 8-layer PCB, 1.5-in imes 2-in PCB, 1 oz. copper with layers 1, 2, 4, 5, 7, and 8 at 5% coverage (0.9 in<sup>2</sup>) and layers 3 and 6 at 100% coverage (6 in<sup>2</sup>). For more information, refer to TI technical brief SLMA002.

SGLS157 - MARCH 2003

# electrical characteristics ove<u>r re</u>commended operating free-air temperature range, $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_o = 10$ $\mu F$ (unless otherwise noted)

PARAMETER			ONDITIONS	MIN	TYP	MAX	UNIT	
	TPS76701	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V},$	T <sub>J</sub> = 25°C		٧o			
	17576701	$1.5 \text{ V} \le \text{V}_0 \le 5.5 \text{ V},$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.98V <sub>O</sub>		1.02V <sub>O</sub>		
	TPS76715	$T_J = 25^{\circ}C$ ,	$2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		1.5			
	175/6/15	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	$2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	1.470		1.530		
	TPS76718	$T_J = 25^{\circ}C$ ,	2.8 V < V <sub>IN</sub> < 10 V		1.8			
	175/6/16	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$2.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	1.764		1.836		
	TPS76725	$T_J = 25^{\circ}C$ ,	3.5 V < V <sub>IN</sub> < 10 V		2.5			
	17370723	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	3.5 V < V <sub>IN</sub> < 10 V	2.450		2.550		
Output voltage (10 µA to 1 A load)	TPS76727	$T_J = 25^{\circ}C$ ,	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		2.7		V	
(see Note 2)	173/0/2/	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$3.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.646		2.754	V	
	TD076700	$T_J = 25^{\circ}C$ ,	3.8 V < V <sub>IN</sub> < 10 V		2.8			
	TPS76728	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$		2.744		2.856		
	TD070700	$T_J = 25^{\circ}C$ ,	$4.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		3.0			
	TPS76730	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$4.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	2.940		3.060		
	TPS76733	$T_J = 25^{\circ}C$ ,	$4.3 \text{ V} < \text{V}_{1N} < 10 \text{ V}$		3.3			
	173/0/33	$T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$	$4.3 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	3.234		3.366		
	TPS76750	T <sub>J</sub> = 25°C,	6.0 V < V <sub>IN</sub> < 10 V		5.0			
		$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$	$6.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$	4.900		5.100		
Quiescent current (GND current)		$10 \mu\text{A} < I_{\text{O}} < 1 \text{A},$	$T_J = 25^{\circ}C$		85		^	
EN = 0V, (see Note 2)		$I_0 = 1 A,$	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			125	μΑ	
Output voltage line regulation ( $\Delta V_O/V_O$ (see Notes 2 and 3)	<b>'</b> O)	$V_0 + 1 V < V_1 \le 10 V$	$T_J = 25^{\circ}C$		0.01		%/V	
Load regulation					3		mV	
Output noise voltage (TPS76718)		BW = 200 Hz to 100 k $C_0 = 10 \mu F$ ,	Hz, I <sub>C</sub> = 1 A, T <sub>J</sub> = 25°C		55		μVrms	
Output current limit		VO = 0 V			1.7	2	Α	
Thermal shutdown junction temperate	ıre				150		°C	
		EN = V <sub>I</sub> ,	$T_J = 25^{\circ}C$ , 2.7 V < V <sub>I</sub> < 10 V		1		μΑ	
Standby current		EN = V <sub>I</sub> ,	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ 2.7 V < V <sub>I</sub> < 10 V			10	μА	
FB input current	TPS76701	FB = 1.5 V			2		nA	
High level enable input voltage				1.7			V	
Low level enable input voltage						0.9	V	
Power supply ripple rejection (see No	ote 2)	f = 1 KHz, T <sub>J</sub> = 25°C	$C_0 = 10 \mu F$ ,		60		dB	

NOTES: 2. Minimum IN operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. Maximum IN voltage 10V. 3. If V<sub>O</sub> ≤ 1.8 V then V<sub>Imax</sub> = 10 V, V<sub>Imin</sub> = 2.7 V:

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{Imax} - 2.7 V)}{100} \times 1000$$

If  $V_O \ge 2.5 \text{ V}$  then  $V_{lmax} = 10 \text{ V}$ ,  $V_{lmin} = V_O + 1 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{lmax} - (V_O + 1 V))}{100} \times 1000$$



SGLS157 – MARCH 2003

# electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_o = 10$ $\mu F$ (unless otherwise noted) (continued)

PARAMETER			TEST	MIN	TYP	MAX	UNIT	
	Minimum input voltage for valid RESE	I <sub>O(RESET)</sub> = 300		1.1		V		
	Trip threshold voltage	V <sub>O</sub> decreasing		92		98	%Vo	
D 1	Hysteresis voltage		Measured at VO			0.5		%Vo
Reset Output low voltage			$V_{I} = 2.7 V$ ,	I <sub>O(RESET)</sub> = 1 mA		0.15	0.4	V
	Leakage current		V <sub>(RESET)</sub> = 5 V				1	μΑ
	RESET time-out delay				200		ms	
	(EN)	<u>EN</u> = 0 V	-1	0	1			
input ci	urrent (EN)		EN = VI	-1		1	μΑ	
		TDC7C700	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		500	500	
		TPS76728	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			825	
		TDC70700	I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		450		
Dropou	it voltage (see Note 4)	TPS76730	I <sub>O</sub> = 1 A,	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			675	١,, ١
	TP		I <sub>O</sub> = 1 A,	T <sub>J</sub> = 25°C		350		mV
			$I_O = 1 \text{ A},$ $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$				575	
			I <sub>O</sub> = 1 A, T <sub>J</sub> = 25°C			230		
		TPS76750	I <sub>O</sub> = 1 A,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			380	


NOTE 4: IN voltage equals V<sub>O</sub>(typ) – 100 mV; TPS76701 output voltage set to 3.3 V nominal with external resistor divider. TPS76715, TPS76718, TPS76725, and TPS76727 dropout voltage limited by input voltage range limitations (i.e., TPS76730 input voltage needs to drop to 2.9 V for purpose of this test).


#### **TYPICAL CHARACTERISTICS**


#### **Table of Graphs**


			FIGURE
	0	vs Output current	2, 3, 4
V <sub>O</sub>	Output voltage	vs Free-air temperature	5, 6, 7
	Ground current	vs Free-air temperature	8, 9
	Power supply ripple rejection	vs Frequency	10
	Output spectral noise density	vs Frequency	11
	Input voltage (min)	vs Output voltage	12
Z <sub>o</sub>	Output impedance	vs Frequency	13
V <sub>DO</sub>	Dropout voltage	vs Free-air temperature	14
	Line transient response		15, 17
	Load transient response		16, 18
۷o	Output voltage	vs Time	19
	Dropout voltage	vs Input voltage	20
	Equivalent series resistance (ESR)	vs Output current	22 – 25

#### TYPICAL CHARACTERISTICS











**TPS76733** 

#### TYPICAL CHARACTERISTICS





## TPS76733 GROUND CURRENT






#### TYPICAL CHARACTERISTICS





# TPS76733 OUTPUT SPECTRAL NOISE DENSITY





#### TYPICAL CHARACTERISTICS


# 

V<sub>O</sub> – Output Voltage – V Figure 12

2.25 2.5 2.75


3.25 3.5


1.5 1.75







#### TYPICAL CHARACTERISTICS









#### TYPICAL CHARACTERISTICS




Figure 21. Test Circuit for Typical Regions of Stability (Figures 22 through 25) (Fixed Output Options)

#### TYPICAL CHARACTERISTICS


## **EQUIVALENT SERIES RESISTANCE**<sup>†</sup> vs **OUTPUT CURRENT** 10 C ESR - Equivalent Series Resistance -Region of Instability **Region of Stability** V<sub>O</sub> = 3.3 V $C_0 = 4.7 \, \mu F$ $V_{1} = 4.3 \text{ V}$ T<sub>A</sub> = 25°C 0. 200 400 600 800 1000

TYPICAL REGION OF STABILITY


Figure 22

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† vs OUTPUT CURRENT

IO - Output Current - mA



# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>†</sup> vs






Figure 23

# TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE<sup>†</sup>

#### **OUTPUT CURRENT**




Figure 25

<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



SGLS157 - MARCH 2003

#### APPLICATION INFORMATION

The TPS767xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and an adjustable regulator, the TPS76701 (adjustable from 1.5 V to 5.5 V).

#### device operation

The TPS767xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS767xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in  $I_B$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS767xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS767xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 2  $\mu$ A. If the shutdown feature is not used,  $\overline{\text{EN}}$  should be tied to ground.

#### minimum load requirements

The TPS767xx family is stable even at zero load; no minimum load is required for operation.

#### FB—pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option. The output voltage is sensed through a resistor divider network to close the loop as shown in Figure 27. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS767xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS767xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 10  $\mu\text{F}$  and the ESR (equivalent series resistance) must be between 50 m $\Omega$  and 1.5  $\Omega$ . Capacitor values 10  $\mu\text{F}$  or larger are acceptable, provided the ESR is less than 1.5  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 10  $\mu\text{F}$  surface-mount ceramic capacitors, including devices from Sprague and Kemet, meet the ESR requirements stated above.



#### **APPLICATION INFORMATION**

#### external capacitor requirements (continued)




Figure 26. Typical Application Circuit (Fixed Versions)

#### programming the TPS76701 adjustable LDO regulator

The output voltage of the TPS76701 adjustable regulator is programmed using an external resistor divider as shown in Figure 27. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

 $V_{ref} = 1.1834 \text{ V}$  typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 50  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



# OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.2	30.1	kΩ
3.3 V	53.6	30.1	kΩ
3.6 V	61.9	30.1	kΩ
4.75 V	90.8	30.1	kΩ

Figure 27. TPS76701 Adjustable LDO Regulator Programming



#### **APPLICATION INFORMATION**

#### reset indicator

The TPS767xx features a RESET output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the RESET output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. RESET can be used to drive power-on reset circuitry or as a low-battery indicator. RESET does not assert itself when the regulated output voltage falls outside the specified 2% tolerance, but instead reports an output voltage low relative to its nominal regulated value (refer to timing diagram for start-up sequence).

#### regulator protection

The TPS767xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS767xx also features internal current limiting and thermal protection. During normal operation, the TPS767xx limits output current to approximately 1.7 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

Where:

T<sub>.l</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC and 32.6°C/W for the 20-terminal PWP with no airflow.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.




#### **MECHANICAL DATA**

#### PWP (R-PDSO-G\*\*)

#### PowerPAD™ PLASTIC SMALL-OUTLINE

#### **20 PINS SHOWN**



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusions.
  - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
  - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ MSL rating/ Ball material Peak reflow		Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(0)
TPS76701QPWPREP	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76701QE
TPS76701QPWPREP.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76701QE
TPS76715QPWPREP	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76715QE
TPS76715QPWPREP.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76715QE
TPS76718QPWPREP	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76718QE
TPS76718QPWPREP.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76718QE
TPS76725QPWPREP	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76725QE
TPS76725QPWPREP.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76725QE
TPS76733QPWPREP	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76733QE
TPS76733QPWPREP.A	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76733QE
V62/03630-01XE	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76701QE
V62/03630-02XE	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76715QE
V62/03630-03XE	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76718QE
V62/03630-04XE	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76725QE
V62/03630-08XE	Active	Production	HTSSOP (PWP)   20	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	76733QE

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS76701QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76715QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76718QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76725QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS76733QPWPREP	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com 5-Dec-2023



#### \*All dimensions are nominal

7 th difference and from the							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS76701QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76715QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76718QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76725QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS76733QPWPREP	HTSSOP	PWP	20	2000	350.0	350.0	43.0

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-21/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-13/AO 01/16


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G20)

# PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025