

TPS763 150mA, 10V, Low-Dropout Voltage Regulator

1 Features

Input voltage range V_{IN}: 2.7V to 10V

Output voltage range V_{OUT}:

- Fixed device: 1.6V to 5.0V

Adjustable device: 1.5V to 6.5V

Output current: up-to 150mA

Output voltage accuracy:

New chip: ±1.0% (typical)

Legacy chip: ±2.0% (typical)

Low quiescent current Io:

- New chip: $65\mu A$ (typ) at $I_{OUT} = 0mA$

- New chip: $765\mu A$ (typ) at $I_{OUT} = 150mA$

 Legacy chip: 85µA (typ) at I_{OUT} = 1mA to 150mA

Dropout voltage:

New chip: 175mV (typical) at I_{OUT} = 150mA

Legacy chip: 360mV (typical) at I_{OUT} = 150mA

Thermal shutdown and overcurrent limitation

Active over-shoot pulldown protection (new chip)

Operating junction temperature: -40°C to 125°C

5-pin SOT-23 (DBV), $R_{\theta JA} = 178.6$ °C/W (new chip)

2 Applications

Smoke and heat detectors

Thermostats

Motion detectors (PIR, uWave, and so forth)

Cordless power tools

Appliance battery packs

Electricity meters

Water meters

3 Description

The TPS763 family of low-dropout (LDO) linear voltage regulators supports wide input voltage range of 2.7V to 10V and up-to 150mA of load current. The output range is from 1.6V to 5.0V for fixed version, and 1.5V to 6.5V for adjustable version.

The TPS763 has a ±1.5% (across line/load/temp for the new chip) output accuracy that is required for powering digital loads with tight supply requirements. The internal soft-start circuit reduces inrush current during start-up (for new chip), thus allowing for smaller input capacitance.


The TPS763 family of low-dropout (LDO) voltage regulators offers the benefits of low-dropout voltage, low-power operation, and miniaturized packaging. These regulators feature low dropout voltages and quiescent currents compared to conventional LDO regulators. Offered in a 5-pin, small outline integratedcircuit SOT-23 package, the TPS763 series devices are and excellent choice for cost-sensitive designs and applications where board space is at a premium.

The TPS763 also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to $1\mu A$ maximum at $T_J = 25$ °C.

Package Information

| PART NUMBER | PACKAGE ⁽¹⁾ | PACKAGE SIZE(2) |
|-------------|------------------------|-----------------|
| TPS763 | DBV (SOT-23, 5) | 2.9mm × 2.8mm |

- For more information, see the Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.



Typical Application Circuit



Table of Contents

| 1 Features | 1 | 7 Application and Implementation | 21 |
|--------------------------------------|----|--|----|
| 2 Applications | | 7.1 Application Information | |
| 3 Description | | 7.2 Typical Application | |
| 4 Pin Configuration and Functions | 3 | 7.3 Power Supply Recommendations | |
| 5 Specifications | | 7.4 Layout | 28 |
| 5.1 Absolute Maximum Ratings | 4 | 8 Device and Documentation Support | |
| 5.2 ESD Ratings | 4 | 8.1 Device Support | 30 |
| 5.3 Recommended Operating Conditions | | 8.2 Documentation Support | 30 |
| 5.4 Thermal Information | 5 | 8.3 Receiving Notification of Documentation Updates. | 30 |
| 5.5 Electrical Characteristics | 6 | 8.4 Support Resources | 30 |
| 5.6 Typical Characteristics | | 8.5 Trademarks | 30 |
| 6 Detailed Description | | 8.6 Electrostatic Discharge Caution | 30 |
| 6.1 Overview | 16 | 8.7 Glossary | 30 |
| 6.2 Functional Block Diagrams | | 9 Revision History | 31 |
| 6.3 Feature Description | 18 | 10 Mechanical, Packaging, and Orderable | |
| 6.4 Device Functional Modes | | Information | 31 |



4 Pin Configuration and Functions




Figure 4-1. DBV Package 5-Pin SOT-23 Top View

Table 4-1. Pin Functions

| P | IN | TYPF(1) | DESCRIPTION |
|------|-----|---------|--|
| NAME | NO. | ITPE\'' | DESCRIPTION |
| EN | 3 | _ | Enable pin for the LDO. Driving the EN pin high enables the device. Driving this pin low disables the device. High and low thresholds are listed in the Section 5.5 table. Tie this pin to V_{IN} if unused (for new chip). |
| FB | 4 | I | Feedback pin to set the output voltage with help of the feedback divider. See the Section 5.3 section for more information (for TPS763 Adjustable only). |
| GND | 2 | _ | Ground |
| IN | 1 | I | Input supply pin. Use a capacitor with a value of 1µF or larger from this pin to ground. See the Section 5.3, Section 7.1.3 and Section 7.1.4 section for more information. |
| NC | 4 | _ | No connection (fixed-voltage option only). |
| OUT | 5 | 0 | Output of the regulator. Use a capacitor with a value of 2.2µF or larger from this pin to ground. See the Section 7.1.4 and Section 7.1.3 section for more information. |

(1) I = input, O = output

Note

The nominal output capacitance must be greater than $1\mu F$. Throughout this document, the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than $1\mu F$.



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------------|---------------------------------------|----------------|-----------------------|------|
| | V _{IN} (for legacy chip) | -0.3 | 10 | |
| | V _{IN} (for new chip) | -0.3 | 18 | |
| | V _{OUT} | -0.3 | 7 | |
| Voltage ⁽²⁾ | V _{FB} (for legacy chip) | -0.3 | 7 | V |
| | V _{FB} (for new chip) | -0.3 | 3 | |
| | Voltage range at EN (for legacy chip) | -0.3 | V _{IN} + 0.3 | |
| | Voltage range at EN (for new chip) | -0.3 | 18 | |
| Current | Maximum output current | Internally Lin | nited | Α |
| Temperature | Operating junction (T _J) | -40 | 150 | °C |
| | Storage (T _{STG}) | -65 | 150 | O |

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

| | | | VALUE (new chip) | VALUE (legacy chip) | UNIT |
|--|---|---|------------------------|---------------------------|------|
| V _(ESD) Electrostatic discharge | Electroctatic discharge | Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾ | | ±2000 | V |
| | Charged device model (CDM), per JEDEC specification JESD22C101, all pins ⁽²⁾ | ±1000 | ±250 | V | |

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT | |
|----------------------|--|-----|------|-----|------|--|
| V _{IN} | Input voltage | 2.7 | | 10 | | |
| EN | Enable voltage (for new chip) | 0 | | 10 | V | |
| V _{OUT} | Output voltage (for new chip) | 1.2 | | 6.5 | | |
| I _{OUT} | Output current | 0 | | 150 | mA | |
| 0 | Output capacitance (for legacy chip) | 4.7 | | | | |
| C _{OUT} | Output capacitance (for new chip) | 1 | 2.2 | 220 | μF | |
| C ESB | Output capacitor ESR (for legacy chip) | 0.3 | | 10 | | |
| C _{OUT} ESR | Output capacitor ESR (for new chip) | 0 | | 1 | Ω | |
| C _{IN} | Input capacitance (for new chip) | | 0.47 | | μF | |
| TJ | Junction temperature (for legacy chip) | -40 | | 125 | °C | |
| | Junction temperature (for new chip) | -40 | | 150 | °C | |

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

⁽²⁾ All voltages with respect to GND.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

| | | Legacy chip | New chip | |
|-----------------------|--|--------------|--------------|------|
| | THERMAL METRIC (1) | SOT-23 (DBV) | SOT-23 (DBV) | UNIT |
| | | 5 PINS | 5 PINS | |
| R _{0JA} | Junction-to-ambient thermal resistance | 205.3 | 178.6 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 125.1 | 77.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 34.6 | 47.2 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 15.2 | 15.9 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 33.8 | 46.9 | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | _ | _ | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



5.5 Electrical Characteristics

Specified at T_J = -40° C to 125°C, V_{IN} = $V_{OUT(nom)}$ + 1.0V or V_{IN} = 2.7V (whichever is greater), I_{OUT} = 1mA, EN = V_{IN} , C_{IN} = 1.0 μ F, C_{OUT} = 4.7 μ F (unless otherwise noted). Typical values are at T_J = 25°C.

| | | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------|------------------|----------------------|---------------|---|------------------------------|-------------------|------------------------------|---------|
| | | | | 3.25V > V _{IN} ≥ 2.7V, 2.5V ≥ V _{OUT} ≥ 1.5V, I _{OUT} = 1mA to 75mA, T _J = 25°C | 0.98 × V _{OUT} | V_{OUT} | 1.02 × V _{OUT} | |
| | | | | $3.25V > V_{IN} ≥ 2.7V, 2.5V ≥ V_{OUT} ≥$ 1.5V, $I_{OUT} = 1mA$ to 75mA | 0.97 × V _{OUT} | V _{OUT} | 1.03 × V _{OUT} | |
| | | | | $V_{IN} \ge 3.25V$, $5.0V \ge V_{OUT} \ge 1.5V$, $I_{OUT} = 1$ mA to 100mA, $T_J = 25$ °C | 0.98 × V _{OUT} | | 1.02 × V _{OUT} | |
| | | | legacy chip) | V _{IN} ≥ 3.25V, 5.0V ≥ V _{OUT} ≥ 1.5V, I _{OUT} = 1mA to 100mA | 0.97 × V _{OUT} | | 1.03 × V _{OUT} | |
| | | | | $V_{IN} \ge 3.25V$, $5.0V \ge V_{OUT} \ge 1.5V$, $I_{OUT} = 1$ mA to 150mA, $T_J = 25$ °C | 0.975 × V _{OUT} | | 1.025 × V _{OUT} | |
| | | | | $V_{IN} \ge 3.25V, 5.0V \ge V_{OUT} \ge 1.5V, I_{OUT} = 1 \text{mA to } 150 \text{mA}$ | 0.9625 × V _{OUT} | | 1.0375 × V _{OUT} | |
| | | | | 3.25V > V _{IN} ≥ 2.7V, 2.5V ≥ V _{OUT} ≥ 1.5V, I _{OUT} = 1mA to 75mA, T _J = 25°C | 0.99 × V _{OUT} | V _{OUT} | 1.01 × V _{OUT} | |
| | | | | 3.25V > V _{IN} ≥ 2.7V, 2.5V ≥ V _{OUT} ≥ 1.5V, I _{OUT} = 1mA to 75mA | 0.985 × V _{OUT} | V _{OUT} | 1.015 × V _{OUT} | |
| | | | TPS76301 (for | $V_{IN} \ge 3.25V$, $5.0V \ge V_{OUT} \ge 1.5V$, $I_{OUT} = 1$ mA to 100mA, $T_J = 25$ °C | 0.99 × V _{OUT} | | 1.01 × V _{OUT} | |
| | | | new chip) | $V_{IN} \ge 3.25V, 5.0V \ge V_{OUT} \ge 1.5V, I_{OUT} = 1$ mA to 100mA | 0.985 × V _{OUT} | | 1.015 × V _{OUT} | |
| | | | | $V_{IN} \ge 3.25V$, $5.0V \ge V_{OUT} \ge 1.5V$, $I_{OUT} = 1$ mA to 150mA, $T_J = 25$ °C | 0.99 × V _{OUT} | - | 1.01 × V _{OUT} | |
| | | | | $V_{IN} \ge 3.25V, 5.0V \ge V_{OUT} \ge 1.5V, I_{OUT} = 1mA \text{ to } 150mA$ | 0.985 × V _{OUT} | | 1.015 × V _{OUT} | |
| | | | | V_{IN} = 2.7V, I_{OUT} = 1mA to 75mA, T_{J} = 25°C | 1.568 | 1.6 | 1.632 | |
| | | | | V _{IN} = 2.7V, I _{OUT} = 1mA to 75mA | 1.552 | 1.6 | 1.648 | |
| | | | TPS76316 (for | V_{IN} = 3.25V, I_{OUT} = 1mA to 100mA, T_{J} = 25°C | 1.568 | 1.6 | 1.632 | |
| | | | legacy chip) | V _{IN} = 3.25V, I _{OUT} = 1mA to 100mA | 1.552 | 1.6 | 1.648 | |
| | | | | V_{IN} = 3.25V, I_{OUT} = 1mA to 150mA, T_{J} = 25°C | 1.56 | 1.6 | 1.64 | |
| | | | | V _{IN} = 3.25V, I _{OUT} = 1mA to 150mA | 1.536 | 1.6 | 1.664 | |
| | | | | V_{IN} = 2.7V, I_{OUT} = 1mA to 75mA, T_J = 25°C | 1.764 | 1.8 | 1.836 | |
| | | | | V _{IN} = 2.7V, I _{OUT} = 1mA to 75mA | 1.746 | 1.8 | 1.854 | |
| | | | TPS76318 (for | V_{IN} = 3.25V, I_{OUT} = 1mA to 100mA, T_{J} = 25°C | 1.764 | 1.8 | 1.836 | |
| | | | legacy chip) | V _{IN} = 3.25V, I _{OUT} = 1mA to 100mA | 1.746 | 1.8 | 1.854 | |
| | | | | V_{IN} = 3.25V, I_{OUT} = 1mA to 150mA, T_{J} = 25°C | 1.755 | 1.8 | 1.845 | |
| | | | | V _{IN} = 3.25V, I _{OUT} = 1mA to 150mA | 1.733 | 1.8 | 1.867 | |
| | | | | V_{IN} = 2.7V, I_{OUT} = 1mA to 75mA, T_J = 25°C | 1.773 | 1.8 | 1.827 | |
| | | | | V _{IN} = 2.7V, I _{OUT} = 1mA to 75mA | 1.764 | 1.8 | 1.836 | |
| | | | TPS76318 (for | V_{IN} = 3.25V, I_{OUT} = 1mA to 100mA, T_{J} = 25°C | 1.773 | 1.8 | 1.827 | |
| | | | new chip) | V _{IN} = 3.25V, I _{OUT} = 1mA to 100mA | 1.764 | 1.8 | 1.836 | |
| | | | | V_{IN} = 3.25V, I_{OUT} = 1mA to 150mA, T_{J} = 25°C | 1.773 | 1.8 | 1.827 | |
| | Subm | it Document Feedback | | V _{IN} = 3.25V, I _{OUT} = 1mA to 150mA Copyrig | 1 /64 ht © 2025 Te | 1.8 kas Instri | 1.836 iments Inco | rporate |
| Ĭ | Jubii | Journal Production | Product F | $I_{O,I,T}$ = 1mA to 100mA, T_J = 25°C older Links: $TPS763$ | 2.45 | 2.5 | 2.55 | 5.3.00 |
| | V _{OUT} | Output voltage | TPS76325 (for | I _{OUT} = 1mA to 100mA | 2.425 | 2.5 | 2.575 | V |
| | | | legacy chip) | I _{OUT} = 1mA to 150mA, T _J = 25°C | 2.438 | 2.5 | 2.562 | |



Specified at T_J = -40° C to 125° C, V_{IN} = $V_{OUT(nom)}$ + 1.0V or V_{IN} = 2.7V (whichever is greater), I_{OUT} = 1mA, EN = V_{IN} , C_{IN} = 1.0 μ F, C_{OUT} = 4.7 μ F (unless otherwise noted). Typical values are at T_J = 25 $^{\circ}$ C.

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|-------------------|---|------|-------|------|-----------------|
| | | E - la la - | I _{OUT} = 1mA to 150mA, T _J = 25°C | | 85 | 100 | |
| | | For legacy chip | I _{OUT} = 1mA to 150mA | | | 140 | |
| IQ | Quiescent current (GND current) | | I _{OUT} = 0mA | | 65 | 125 | μA |
| | Guirenty | For new chip | I _{OUT} = 1mA to 150mA, T _J = 25°C | | 765 | 890 | |
| | | | I _{OUT} = 1mA to 150mA | | | 1060 | |
| | | For loggery ship | $V_{OUT(NOM)} +1.0V \le V_{IN} \le 10V, V_{IN} \ge 3.5V, T_J = 25^{\circ}C$ | | 0.04 | 0.07 | |
| ΔV _{ΟυΤ(Δ} | Output voltage line regulation | For legacy chip | $V_{OUT(NOM)} + 1.0V \le V_{IN} \le 10V, V_{IN} \ge 3.5V$ | | | 0.1 | %/V |
| VOUT) | (ΔV _{OUT} /V _{OUT}) | For now ohin | $V_{OUT(NOM)} +1.0V \le V_{IN} \le 10V, V_{IN} \ge 3.5V, T_J = 25^{\circ}C$ | | | 0.01 | %0/V |
| | | For new chip | $V_{OUT(NOM)} + 1.0V \le V_{IN} \le 10V, V_{IN} \ge 3.5V$ | | | 0.01 | |
| | Output pains valtage | For legacy chip | BW = 300Hz to 50kHz, V _{OUT} = 3.3V , C _{OUT} = 10μF | | 140 | | μV _R |
| V _n | Output noise voltage | For new chip | BW = 300Hz to 50kHz, V_{OUT} = 3.3V , C_{OUT} = 4.7 μ F | | 165 | | MS |
| | Output current limit | For legacy chip | V _{OUT} = 0V, T _J = 25°C | 0.5 | 0.8 | 1.5 | A |
| I _{CL} | | For new chip | V _{OUT} = 0V | | 0.8 | 1.05 | A |
| | Ctondby ourrent | For legacy chip | EN < 0.5V, T _J = 25°C | | 0.5 | 1 | 4 |
| 1 | | | EN < 0.5V | | | 2 | |
| ISTANDBY | Standby current | For new chip | EN < 0.15V, T _J = 25°C | | 1.25 | | |
| | | | EN < 0.15V | | 1.12 | 2.75 | |
| | High level enable input voltage | For legacy chip | | | 1.4 | 2 | |
| EN | Low level enable input voltage | - For legacy chip | | 0.5 | 1.2 | | V |
| EIN | High level enable input voltage | For now ship | | | 0.85 | 1.6 | \ \ \ |
| | Low level enable input voltage | For new chip | | 0.15 | 0.72 | | |
| PSRR | Dower aupply ripple rejection | For legacy chip | C _{OUT} = 10µF, f = 1kHz, T _J = 25 °C | | 60 | | dB |
| FORK | Power-supply ripple rejection | For new chip | C _{OUT} = 4.7µF, f = 1kHz, T _J = 25 °C | | 58 | | ub |
| | | For loggey ohin | EN = 0V | | -0.01 | -0.5 | |
| | Input ourrent (EM) | For legacy chip | EN = V _{IN} | | -0.01 | -0.5 | μA |
| I _{EN} | Input current (EN) | For now ohin | EN = 0V | | -0.35 | -0.7 | |
| | | For new chip | EN = V _{IN} | | 0.008 | 0.8 | |



Specified at T_J = -40° C to 125°C, V_{IN} = $V_{OUT(nom)}$ + 1.0V or V_{IN} = 2.7V (whichever is greater), I_{OUT} = 1mA, EN = V_{IN} , C_{IN} = 1.0 μ F, C_{OUT} = 4.7 μ F (unless otherwise noted). Typical values are at T_J = 25°C.

| | PARAMETI | ER | TEST CONDITIONS | MIN TYP | MAX | UI |
|---|-----------------|---|---|---------|------|----|
| | | | I _{OUT} = 0mA, T _J = 25°C | 0.2 | | П |
| | | | I _{OUT} = 1mA, T _J = 25°C | 3 | | 1 |
| | | | I _{OUT} = 50mA, T _J = 25°C | 120 | 150 | |
| | | | I _{OUT} = 50mA | | 200 | |
| | | TPS76325 (for | I _{OUT} = 75mA, T _J = 25°C | 180 | 225 | 1 |
| | | legacy chip) | I _{OUT} = 75mA | | 300 | |
| | | | I _{OUT} = 100mA, T _J = 25°C | 240 | 300 | |
| | | | I _{OUT} = 100mA | | 400 | |
| | | | I _{OUT} = 150mA, T _J = 25°C | 360 | 450 | |
| | | | I _{OUT} = 150mA | | 600 | 1 |
| | | | I _{OUT} = 0mA, T _J = 25°C | 0.2 | | |
| | | | I _{OUT} = 1mA, T _J = 25°C | 3 | | |
| | | | I _{OUT} = 50mA, T _J = 25°C | 100 | 125 | |
| | | | I _{OUT} = 50mA | | 166 | 1 |
| | | TPS76333 (for | I _{OUT} = 75mA, T _J = 25°C | 150 | 188 | 1 |
| | | legacy chip) | I _{OUT} = 75mA | | 250 | |
| | | I _{OUT} = 100mA, T _J = 25°C | 200 | 250 | | |
| | | I _{OUT} = 100mA | | 333 | | |
| | | | I _{OUT} = 150mA, T _J = 25°C | 300 | 375 | - |
| | Drangut voltage | | I _{OUT} = 150mA | | 500 | |
| 0 | Dropout voltage | | I _{OUT} = 0mA, T _J = 25°C | 0.2 | | |
| | | | I _{OUT} = 1mA, T _J = 25°C | 2 | | |
| | | | I _{OUT} = 50mA, T _J = 25°C | 60 | 75 | |
| | | | I _{OUT} = 50mA | | 100 | 1 |
| | | TPS76350 (for | I _{OUT} = 75mA, T _J = 25°C | 90 | 113 | 1 |
| | | legacy chip) | I _{OUT} = 75mA | | 150 | |
| | | | I _{OUT} = 100mA, T _J = 25°C | 120 | 150 | |
| | | | I _{OUT} = 100mA | | 200 | |
| | | | I _{OUT} = 150mA, T _J = 25°C | 180 | 225 | 1 |
| | | | I _{OUT} = 150mA | | 300 | 1 |
| | | | I _{OUT} = 0mA, T _J = 25°C | 1 | 2.75 | |
| | | | I _{OUT} = 1mA, T _J = 25°C | 11.5 | 14 | |
| | | | I _{OUT} = 50mA, T _J = 25°C | 120 | 145 | |
| | | | I _{OUT} = 50mA | | 184 | 1 |
| | | TPS763xx (for | I _{OUT} = 75mA, T _J = 25°C | 135 | 155 | 1 |
| | | new chip) | I _{OUT} = 75mA | | 195 | |
| | | | I _{OUT} = 100mA, T _J = 25°C | 145 | 165 | 1 |
| | | | I _{OUT} = 100mA | | 215 | 1 |
| | | | I _{OUT} = 150mA, T _J = 25°C | 180 | 198 | 1 |
| | | | I _{OUT} = 150mA | | 254 | 1 |

5.6 Typical Characteristics




Figure 5-1. TPS76325 Output Voltage vs Output Current (Legacy Chip)




Figure 5-2. TPS76318 Output Voltage vs Output Current (Legacy Chip)




Figure 5-3. TPS76350 Output Voltage vs Output Current (Legacy Chip)




Figure 5-4. TPS76333 Output Voltage vs Output Current (new chip)




Figure 5-5. TPS76325 Output Voltage vs Free-Air Temperature (Legacy Chip)





Figure 5-6. TPS76318 Output Voltage vs Free-Air Temperature (Legacy Chip)




at operating temperature T_J = 25°C, I_{OUT} = 1mA, V_{EN} = 0.9V, C_{IN} = 2.2 μ F, C_{OUT} = 2.2 μ F, and V_{IN} = $V_{OUT(typ)}$ + 1.0V or 2.7V (whichever is greater), unless otherwise noted; typical values are at T_J = 25°C



1000 V_I = 6 V C_I = C_O = 4.7 μF I_O = 0 mA and 150 mA I_O = 0 mA I_O =

Figure 5-7. TPS76350 Output Voltage vs Free-Air Temperature (Legacy Chip)

Figure 5-8. TPS76350 Ground Current vs Free-Air Temperature (Legacy Chip)







Figure 5-9. TPS76333 Output Voltage vs Free-Air Temperature (new chip)

Figure 5-10. TPS76333 Output Voltage vs Input Voltage (new chip)






Figure 5-11. TPS76333 Short-circuit current vs Output voltage (new chip)

Figure 5-12. Output Noise vs Frequency (Legacy Chip)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated




Figure 5-13. Output Noise Density versus Load Current (I_L)
Frequency (New Chip)




Figure 5-14. Output Impedance vs Frequency (Legacy Chip)




Figure 5-15. TPS76325 Dropout Voltage vs Free-Air Temperature (Legacy Chip)





Figure 5-16. Ground Pin Current vs Load Current (new chip)









Figure 5-18. Ground-Pin Current vs Temperature (new chip)






450 400 1mA 50mA 10mA 150mA 350 300 Dropout (mV) 250 200 150 100 50 125 -75 -50 25 50 75 Temperature (°C)

Figure 5-19. TPS76333 Dropout Voltage vs Load Current (new chip)

Figure 5-20. TPS76333 Dropout Voltage vs Temperature (new chip)







Figure 5-21. TPS76325 Ripple Rejection vs Frequency (Legacy Chip)

Figure 5-22. Ripple Rejection versus Load Current (I_L) and Frequency (New Chip)








Figure 5-23. Ripple Rejection versus Output Capacitor (C_L) and Frequency (New Chip)

Figure 5-24. TPS76318 Line Transient Response (Legacy Chip)








 $V_{OUT} = 5 V$ $R_L = 5 k\Omega$ V_{ON/OFF} 55 Vout 50 45 4 3 40 Von/off (V) VOUT (V) 35 2 30 25 0 20 -1 15 -2 -3 10 -4 5 0 -5 10 20 40 50 60 80 100 0 TIME (ms) $V_{OUT} = 5V$, $R_L = 5k\Omega$

Figure 5-31. Turn-on Waveform (New Chip)

Figure 5-32. Turn-off Waveform (New Chip)







Figure 5-33. Short Circuit Current versus Time (New Chip)

Figure 5-34. Short Circuit Current versus Time (New Chip)






Figure 5-35. Compensation Series Resistance (CSR) vs Output Current (Legacy Chip)

Figure 5-36. Compensation Series Resistance (CSR) vs Added Ceramic Capacitance (Legacy Chip)




Figure 5-37. Compensation Series Resistance (CSR) vs Output Current (Legacy Chip)




Figure 5-38. Compensation Series Resistance (CSR) vs Added Ceramic Capacitance (Legacy Chip)




6 Detailed Description

6.1 Overview

The TPS763 family of low-dropout (LDO) linear voltage regulators supports wide input voltage range of 2.7V to 10V and up to 150mA of load current. The output range is from 1.6V to 5.0V for the fixed version, and from 1.5V to 6.5V for the adjustable version.

The TPS763 has a ±1.5% output accuracy (across line/load and temp for new chip) that is required for powering digital loads with tight supply requirements. The TPS763 (new chip) has an internal soft start mechanism that provides a uniform start-up with controlled inrush current. This LDO also has over-current and thermal protection during a load-short or fault condition on the output for better reliability.

6.2 Functional Block Diagrams



TPS76316/ 18/ 25/ 27/ 28/ 30/ 33/ 38/ 50




Figure 6-1. Functional Block Diagram (Legacy Chip)

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated






Figure 6-2. Functional Block Diagram (Fixed, New Chip)




Figure 6-3. Functional Block Diagram (Adjustable, New Chip)

6.3 Feature Description

6.3.1 Output Enable

The EN pin for the device is an active-high pin. The output voltage is enabled when the voltage of the EN pin is greater than the high-level input voltage of the EN pin and disabled with the EN pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the EN pin to the input of the device.

The device has an internal pulldown circuit that activates when the device is disabled by pulling the EN pin voltage lower than the low-level input voltage of the EN pin to actively discharge the output voltage.

6.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage $(V_{IN} - V_{OUT})$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the Section 5.3 table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

6.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the Section 5.5 table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-4 illustrates a diagram of the current limit.




Figure 6-4. Current Limit

6.3.4 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis verifies that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{\text{IN}} - V_{\text{OUT}}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

When the thermal limit is triggered with load currents near the value of the current limit, the output can oscillate prior to the output switching off.

For reliable operation, limit the junction temperature to the maximum listed in the *Section 5.3* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

6.3.5 Output Pulldown

The new chip version of TPS763 has an output pulldown circuit. The output pulldown activates in the following conditions:

- When the device is disabled (V_{EN} < V_{EN(LOW)})
- If 1.0V < V_{IN} < 2.7V (for new chip)

Do not rely on the output pulldown circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. See the *Section 7.1.5* section for more details.

6.4 Device Functional Modes

6.4.1 Device Functional Mode Comparison

Table 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

Table 6-1. Device Functional Mode Comparison

| OPERATING MODE | | PARAMETER | | |
|---|---|--|--------------------------|----------------------------|
| OPERATING WIDDE | V _{IN} | V _{EN} | I _{OUT} | TJ |
| Normal operation | $V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$ | $V_{EN} > V_{EN(HI)}$ | $I_{OUT} < I_{OUT(max)}$ | $T_J < T_{SD(shutdown)}$ |
| Dropout operation | $V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$ | $V_{EN} > V_{EN(HI)}$ | $I_{OUT} < I_{OUT(max)}$ | $T_J < T_{SD(shutdown)}$ |
| Disabled (any true condition disables the device) | V _{IN} < 2.7V | V _{EN} < V _{EN(LOW)} | Not applicable | $T_{J} > T_{SD(shutdown)}$ |

6.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD})
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

6.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

6.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the EN pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Product Folder Links: TPS763

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2)$$
 (2)

7.1.2 Capacitor Selection (Legacy Chip)

Like all low dropout regulators, the TPS763 requires an output capacitor connected between OUT and GND to stabilize the internal loop control. The minimum recommended capacitance value is $4.7~\mu F$ and the ESR (equivalent series resistance) must be between 0.3Ω and 10Ω . Capacitor values $4.7~\mu F$ or larger are acceptable, provided the ESR is less than 10Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided the capacitors meet the requirements described above. Most of the commercially available $4.7~\mu F$ surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above (see Table 7-1). Supported ESR range across output load current and added ceramic capacitance is captured in Figure 5-36, Figure 5-37 and Figure 5-38.

PART NO. **MFR VALUE MAX ESR** SIZE (H × L × W) T494B475K016AS Kemet $4.7 \mu F$ 1.5Ω $1.9 \times 3.5 \times 2.8$ 195D106x0016x2T 10 µF 1.5Ω $1.3 \times 7 \times 2.7$ Sprague 695D106x003562T 10 µF 1.3Ω $2.5 \times 7.6 \times 2.5$ Sprague TPSC475K035R0600 **AVX** 4.7 µF 0.6Ω $2.6 \times 6 \times 3.2$

Table 7-1. Capacitor Selection

7.1.3 Recommended Capacitor Types (New Chip)

The new chip is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature. However, using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Maximum supported ESR range across complete temperature (-40° C to $+150^{\circ}$ C) and load current range (0mA-150mA) is less than 1 Ω . If in an existing implementation where different type of capacitors with higher ESR are used, use a low-ESR, 100nF MLCC capacitor. Place this capacitor as close as possible to the device output pin (V_{OUT}).

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the Recommended Operating Conditions table account for an effective capacitance of approximately 50% of the nominal value.

7.1.4 Input and Output Capacitor Requirements (New Chip)

For legacy chip, although not required, a 0.047µF or larger ceramic bypass input capacitor, connected between IN and GND and located close to the TPS763, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor can be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

For new chip, although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

For the new chip, dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Procedures* table for stability.

7.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3V$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

Figure 7-1 shows one approach for protecting the device.




Figure 7-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

Figure 7-2 shows another, more commonly used, approach in high input voltage applications.




Figure 7-2. Reverse Current Prevention Using a Diode Before the LDO

Product Folder Links: TPS763

7.1.6 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

7.1.7 Power Dissipation (PD)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Equation 3 calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to Equation 4, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{4}$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

7.1.8 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}) . These parameters provide two methods for calculating the junction temperature (T_J) . As described in Equation 5, use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. As described in Equation 6, use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{5}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{6}$$

where:

 T_B is the PCB surface temperature measured 1mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

7.1.9 Special Consideration for Line Transients (New Chip)

During a line transient, the response of this LDO to a very large or fast input voltage change can cause a brief shutdown lasting up to a few hundred microseconds from the voltage transition. This shutdown can be avoided by reducing the voltage step size, increasing the transition time, or a combination of both. Figure 7-3 provides a boundary to follow to avoid this behavior. If necessary, reduce slew rate and the voltage step size to stay below the curve.




Figure 7-3. Recommended Input Voltage Step and Slew Rate in a Line Transient

Product Folder Links: TPS763

7.2 Typical Application




Figure 7-4. Typical Application Circuit

7.2.1 Design Requirements

Table 7-2 summarizes the design requirements for Figure 7-4.

| Table 7-2. Design Talameters | | | |
|------------------------------|---------------|--|--|
| PARAMETER | DESIGN VALUES | | |
| V _{IN} | 5.3V | | |
| V _{OUT} | 3.3V ±1.25% | | |
| I _(IN) (no load) | < 5µA | | |
| I _{OUT} (max) | 150mA | | |
| T _A | 57.88°C (max) | | |

Table 7-2. Design Parameters

7.2.2 Detailed Design Procedure

Select a 3.3V output, fixed or adjustable device to generate the 3.3V rail. The fixed-version LDO has internal feedback divider resistors, and thus has lower quiescent current. The adjustable-version LDO requires external feedback divider resistors, and is described in the *Selecting Feedback Divider Resistors* section.

7.2.2.1 Transient Response

As with any regulator, increasing the output capacitor value reduces over- and undershoot magnitude, but increases transient response duration.

7.2.2.2 Selecting Feedback Divider Resistors

The output voltage of the TPS76301 adjustable regulator is programmed using an external resistor divider as illustrated in Figure 7-5. The output voltage is calculated using Equation 7.

$$V_{O} = 0.995 \times V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{7}$$

where:

- Vref = 1.192V typical (the internal reference voltage)
- 0.995 is a constant used to center the load regulator (1%)

Resistors R1 and R2 must be chosen for approximately 7- μ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values must be avoided as leakage currents at FB increase the output voltage error. TI recommends choosing a design procedure of R2 = 169k Ω to set the divider current at 7 μ A and then calculate R1 using Equation 8.

$$R1 = \left(\frac{V_{O}}{0.995 \times V_{ref}} - 1\right) \times R2$$
 (8)

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback






Figure 7-5. TPS76301 Adjustable LDO Regulator Programming

7.2.2.3 Thermal Dissipation

Junction temperature can be determined using the junction-to-ambient thermal resistance ($R_{\theta JA}$) and the total power dissipation (P_D). Use Equation 9 to calculate the power dissipation. Multiply P_D by $R_{\theta JA}$ and add the ambient temperature (T_A), as Equation 10 shows, to calculate the junction temperature (T_J).

$$P_{D} = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT})$$

$$(9)$$


$$T_{J} = R_{\theta JA} \times P_{D} + T_{A} \tag{10}$$

Equation 11 calculates the maximum ambient temperature. Equation 12 calculates the maximum ambient temperature for typical design applications.

$$T_{A(MAX)} = T_{J(MAX)} - (R_{\theta JA} \times P_D)$$
(11)

$$T_{A(MAX)} = 125^{\circ}C - [167.8^{\circ}C/W \times (5.3V - 3.3V) \times 0.2A] = 57.88^{\circ}C$$
 (12)

7.2.3 Application Curves



vs Output Current (Legacy Chip)






Figure 7-6. Compensation Series Resistance (CSR) | Figure 7-7. Compensation Series Resistance (CSR) vs Added Ceramic Capacitance (Legacy Chip)



I_L = 100 mA 9.5 3.316 9 3.312 8.5 3.308 3.304 7.5 3.3 V_{OUT} (V) V_{IN}(V) 3.296 6.5 3 292 3.288 5.5 3.284 5 3.28 4.5 3.276 3.272 40 120 140 160 200 20 60 100 TIME (μs) $V_{OUT} = 3.3V, I_{L} = 100mA$

Figure 7-8. TPS76318 Line Transient Response (Legacy Chip)

Figure 7-9. Line Transient Response (New Chip)







Figure 7-10. Line Transient Response (New Chip)

Figure 7-11. TPS76318 Load Transient Response (Legacy Chip)







Figure 7-12. Load Transient Response (New Chip)

Figure 7-13. TPS76350 Line Transient Response (Legacy Chip)





7.3 Power Supply Recommendations

The device is designed to operate with an input supply range of 2.4V to 18V (for new chip). If the input supply is noisy, additional input capacitors with low ESR can help improve output noise performance. Connect a low output impedance power supply to the input pin of the TPS763. In order to optimize regulation, see the *Features* section for more information on operation modes and performance features.


7.4 Layout

7.4.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.



7.4.2 Layout Example



Represents via used for application specific connections

Figure 7-17. Layout Example for the DBV Package



8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

Table 8-1. Device Nomenclature

| PRODUCT ⁽¹⁾ | V _{OUT} |
|-------------------------------------|---|
| TPS763 xxyyyz Legacy chip | xx is the nominal output voltage (for example, 50 = 5.0V; 33 = 3.3V). 01 indicates adjustable output version. yyy is the package designator. z is the package quantity. R is for large quantity reel. Fab source on the packaging label, CSO: SFB. |
| TPS763 xxyyyz New chip | xx is the nominal output voltage (for example, 50 = 5.0V; 33 = 3.3V). 01 indicates adjustable output version. yyy is the package designator. z is the package quantity. R is for large quantity reel.Fab source on the packaging label, CSO: RFAB. |

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

8.2 Documentation Support

8.2.1 Related Documentation

Texas Instruments, Impact of board layout on LDO thermal performance

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Ch | nanges from Revision J (September 2019) to Revision K (December 2025) | Page |
|----|--|------|
| | Updated the numbering format for tables, figures, and cross-references throughout the document | |
| | Changed entire document to align with current family format | |
| • | Added differentiation between legacy and new chip information throughout document | 1 |
| Ch | nanges from Revision I (December 2016) to Revision J (September 2019) | Page |
| • | Changed minimum specification from 4.75V to 4.85V in VO parameter for TPS76350, IO = 1mA to 15 | |
| | row in Electrical Characteristics table | 4 |

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com

7-Oct-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| TPS76301DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PAZI |
| TPS76301DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PAZI |
| TPS76301DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PAZI |
| TPS76301DBVRG4.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PAZI |
| TPS76301DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PAZI |
| TPS76301DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PAZI |
| TPS76316DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBHI |
| TPS76316DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBHI |
| TPS76316DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBHI |
| TPS76316DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBHI |
| TPS76316DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBHI |
| TPS76318DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVRG4.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVT1G4 | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76318DBVT1G4.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBAI |
| TPS76325DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBBI |
| TPS76325DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBBI |
| TPS76325DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBBI |
| TPS76325DBVRG4.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBBI |
| TPS76325DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBBI |
| TPS76325DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBBI |
| TPS76327DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBCI |
| TPS76327DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBCI |
| TPS76327DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBCI |
| TPS76327DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBCI |





7-Oct-2025 www.ti.com

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| TPS76327DBVTG4 | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBCI |
| TPS76328DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBDI |
| TPS76328DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBDI |
| TPS76328DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBDI |
| TPS76328DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBDI |
| TPS76330DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBII |
| TPS76330DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBII |
| TPS76330DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBII |
| TPS76330DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBII |
| TPS76333DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76333DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76333DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76333DBVRG4.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76333DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76333DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76333DBVTG4 | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBEI |
| TPS76338DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBFI |
| TPS76338DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBFI |
| TPS76338DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBFI |
| TPS76338DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBFI |
| TPS76350DBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVR.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVRG4 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVRG4.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVT | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVT.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVTG4 | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |
| TPS76350DBVTG4.A | Active | Production | SOT-23 (DBV) 5 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | PBGI |

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS763:

Automotive : TPS763-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 18-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS76301DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76301DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76301DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76316DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76316DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76318DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS76318DBVRG4 | SOT-23 | DBV | 5 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS76318DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS76318DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76318DBVT | SOT-23 | DBV | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS76318DBVT1G4 | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76325DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76325DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76325DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76327DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76327DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |



PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS76328DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76328DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76330DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76330DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76333DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76333DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76333DBVT | SOT-23 | DBV | 5 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS76333DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76338DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76338DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76350DBVR | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76350DBVRG4 | SOT-23 | DBV | 5 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TPS76350DBVT | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS76350DBVTG4 | SOT-23 | DBV | 5 | 250 | 178.0 | 9.0 | 3.3 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |



www.ti.com 18-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS76301DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76301DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76301DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76316DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76316DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76318DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76318DBVRG4 | SOT-23 | DBV | 5 | 3000 | 200.0 | 183.0 | 25.0 |
| TPS76318DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76318DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76318DBVT | SOT-23 | DBV | 5 | 250 | 200.0 | 183.0 | 25.0 |
| TPS76318DBVT1G4 | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76325DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76325DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76325DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76327DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76327DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76328DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76328DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |



PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS76330DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76330DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76333DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76333DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76333DBVT | SOT-23 | DBV | 5 | 250 | 200.0 | 183.0 | 25.0 |
| TPS76333DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76338DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76338DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76350DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76350DBVRG4 | SOT-23 | DBV | 5 | 3000 | 180.0 | 180.0 | 18.0 |
| TPS76350DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |
| TPS76350DBVTG4 | SOT-23 | DBV | 5 | 250 | 180.0 | 180.0 | 18.0 |



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025