







TPS74901 SBVS082K - JUNE 2007 - REVISED JUNE 2024

TPS74901 3A, Low Dropout Linear Regulator With Programmable Soft-Start

1 Features

V_{OUT} range: 0.8V to 3.6V

Ultra-low V_{IN} range: 0.8V to 5.5V

V_{BIAS} range: 2.7V to 5.5V

Low dropout: 120mV (typical) at 3A

Power-good (PG) output allows supply monitoring or provides a sequencing signal for other supplies

Accuracy over line, load, and temperature: 1% (new chip)

Accuracy over line, load, and temperature: 2% (legacy chip)

Adjustable start-up in-rush control

V_{BIAS} permits low V_{IN} operation with good transient response

Stable with any output capacitor ≥ 2.2µF

Packages:

Small, 3mm × 3mm × 1mm VSON

5mm × 5mm × 1mm VQFN and DDPAK-7

Active high enable


2 Applications

Network attached storage - enterprise


Rack servers

Network interface cards (NIC)

Merchant network and server PSU



Typical Application Circuit (Adjustable)



Turn-On Response

3 Description

The TPS74901 low-dropout (LDO) linear regulator provides an easy-to-use, robust power management solution for a wide variety of applications. Userprogrammable soft-start minimizes stress on the input power source by reducing capacitive inrush current during start-up. The soft-start is monotonic and designed for powering many different types of processors and application-specific integrated circuits (ASICs). The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility allows a solution to be configured that meets the sequencing requirements of field-programmable gate arrays (FPGAs), digital signal processors (DSPs), and other applications with special start-up requirements.

A precision reference and error amplifier deliver 2% accuracy over load, line, temperature, and process. The device is stable with any type of capacitor ≥ 2.2µF, and the device is fully specified from -40°C to +125°C. The TPS74901 is offered in a small (3mm × 3mm) VSON package and a small (5mm × 5mm) VQFN package, yielding a highly compact total solution size. The device is also available in a DDPAK-7 package.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	
	RGW (VQFN, 20)	5mm × 5mm	
TPS74901	KTW (DDPAK/TO-263, 7)	8.89mm × 10.1mm	
	DRC (VSON, 10)	3mm × 3mm	

- For more information, see the Mechanical, Packaging, and (1) Orderable Information
- The package size (length × width) is a nominal value and includes pins, where applicable.




Table of Contents

1 Features	1	7 Application and Implementation	.20
2 Applications	.1	7.1 Application Information	. 20
3 Description	1	7.2 Typical Application	
4 Pin Configuration and Functions	.3	7.3 Power Supply Recommendations	25
5 Specifications	. 4	7.4 Layout	. 25
5.1 Absolute Maximum Ratings	. 4	8 Device and Documentation Support	30
5.2 ESD Ratings	. 4	8.1 Device Support	. 30
5.3 Recommended Operating Conditions	4	8.2 Documentation Support	. 30
5.4 Thermal Information	.5	8.3 Receiving Notification of Documentation Updates	30
5.5 Electrical Characteristics	5	8.4 Support Resources	. 30
5.6 Typical Characteristics: I _{OUT} = 50mA	.8	8.5 Trademarks	.30
5.7 Typical Characteristics: I _{OUT} = 1 A	14	8.6 Electrostatic Discharge Caution	31
6 Detailed Description		8.7 Glossary	31
6.1 Overview		9 Revision History	. 31
6.2 Functional Block Diagrams	16	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description	17	Information	. 31
6.4 Device Functional Modes	19		



4 Pin Configuration and Functions






Figure 4-1. RGW Package, 20-Pin VQFN (Top View)

Figure 4-2. KTW Package (Legacy Chip), 7-Pin DDPAK/TO-263 (Top View)



Figure 4-3. DRC Package, 10-Pin VSON With Thermal Pad (Top View)

Table 4-1. Pin Functions

	PIN			TYPE	DESCRIPTION
NAME	DDPAK/TO-263	VQFN	VSON	ITPE	DESCRIPTION
BIAS	6	10	4	I	Bias input voltage for error amplifier, reference, and internal control circuits.
EN	7	11	5	ı	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	8	ı	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.
GND	4	12	6	_	Ground
IN	5	5, 6, 7, 8	1, 2	ı	Unregulated input to the device.
NC	_	2, 3, 4, 13, 14, 17	_	_	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18, 19, 20	9, 10	0	Regulated output voltage. A small capacitor (total typical capacitance ≥ 2.2µF, ceramic) is needed from this pin to ground to assure stability.
PG	_	9	3	0	Power-good (PG) is an open-drain, active-high output that indicates the status of V_{OUT} . When V_{OUT} exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V_{OUT} is below this threshold the pin is driven to a low-impedance state. A pullup resistor from $10k\Omega$ to $1M\Omega$ must be connected from this pin to a supply up to 5.5V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
SS	1	15	7	_	Soft-start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100µs.
Thermal P	ad			_	Solder to the ground plane for increased thermal performance.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



5 Specifications

5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{IN} , V _{BIAS}	Input voltage	-0.3	6	V
V _{EN}	Enable voltage	-0.3	6	V
V_{PG}	Power-good voltage	-0.3	6	V
I _{PG}	PG sink current	0	1.5	mA
V _{SS}	Soft-start voltage	-0.3	6	V
V _{FB}	Feedback voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	V _{IN} + 0.3	V
I _{OUT}	Maximum output current	Internally I	imited	
	Output short-circuit duration	Indefin	ite	
P _{DISS}	Continuous total power dissipation	See Thermal Ir	nformation	
TJ	Junction Temperature	-40	150	°C
T _{stg}	Storage Temperature	-55	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD) Electrostatic discharge		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	V _{OUT} + V _{DO} (V _{IN})		5.5	V
V _{EN}	Enable supply voltage			5.5	V
V _{BIAS} (1)	BIAS supply voltage	$V_{OUT} + V_{DO} $ $(V_{BIAS})^{(2)}$		5.5	V
V _{OUT}	Output voltage	0.8		3.6	V
I _{OUT}	Output current	0		3	Α
C _{OUT}	Output capacitor	2.2			μF
C _{IN}	Input capacitor ⁽³⁾	1			μF
C _{BIAS}	Bias capacitor	0.1	1		μF
TJ	Operating junction temperature	-40		125	°C

(1) BIAS supply is required when V_{IN} is below V_{OUT} + 1.62 V.

Submit Document Feedback

- (2) V_{BIAS} has a minimum voltage of 2.7 V or V_{OUT} + V_{DO} (V_{BIAS}), whichever is higher.
- (3) If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μ F.

Product Folder Links: TPS74901



5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS749					
		RGW (VQFN)	RGW (VQFN)	KTW (TO-263)	DRC (VSON)	DRC (VSON)	UNIT
		20 PINS	20 PINS	7 PINS	10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.1	34.7	33.8	48.1	47.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	36.3	31	35.9	60.3	63.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.5	13.5	25	22.4	19.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	1.4	6	1.0	4.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.6	13.5	23.6	22.6	19.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	6.2	3.6	N/A	4.3	3.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

5.5 Electrical Characteristics

at V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{BIAS} = 0.1 μ F, C_{IN} = C_{OUT} = 10 μ F, C_{NR} = 1 nF, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_{J} = -40° C to 125°C, (unless otherwise noted); typical values are at T_{J} = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{REF}	Internal reference (Adj.)	T _A = +25°C	0.798	0.802	0.806	V
V _{OUT}	Output voltage range	V _{IN} = 5V, I _{OUT} = 3A	V_{REF}		3.6	V
	Accuracy (RGW and SON packages) ⁽¹⁾	V_{OUT} + 2.2V \leq V_{BIAS} \leq 5.5 V, 50mA \leq I_{OUT} \leq 3A (Legacy Chip)	-2	±0.5	2	
V _{OUT}	packages	V_{OUT} + 2.2V \leq V_{BIAS} \leq 5.5V, 50mA \leq I_{OUT} \leq 3A (New Chip)	-1	±0.3	1	%
	Accuracy (KTW package) ⁽¹⁾	V_{OUT} + 2.4V \leq V_{BIAS} \leq 5.5V, 50mA \leq I_{OUT} \leq 3A (Legacy Chip Only)	-2	±0.5	2	
A\/	Line regulation	$V_{OUT(nom)} + 0.3 \le V_{IN} \le 5.5V$ (Legacy Chip)		0.03		%/V
$\Delta V_{OUT(\Delta VIN)}$ Line regulation		$V_{OUT(nom)} + 0.3 \le V_{IN} \le 5.5V$ (New Chip)		0.001		70/ V
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	50mA ≤ I _{OUT} ≤ 3A		0.09		%/A
	V _{IN} dropout voltage ⁽²⁾	I _{OUT} = 3A, V _{BIAS} − V _{OUT(nom)} ≥ 3.25V ⁽³⁾ (Legacy Chip)		120	280	mV
V		$I_{OUT} = 3A, V_{BIAS} - V_{OUT(nom)} \ge 3.25V^{(3)}$ (New Chip)		120	200	IIIV
V_{DO}	V duamant valta ma(2)	I _{OUT} = 3A, V _{IN} = V _{BIAS} (Legacy Chip)		1.31	1.75	V
	V _{BIAS} dropout voltage ⁽²⁾	I _{OUT} = 3A, V _{IN} = V _{BIAS} (New Chip)		1.45	1.6	V
1	Current limit	V _{OUT} = 80% × V _{OUT(nom)} , RGW Package	3.9	4.6	5.5	A
I _{CL}	Current iiriit	V _{OUT} = 80% × V _{OUT(nom)} , KTW Package	3.8	4.6	5.5	A
I	BIAS pin current	Legacy Chip		1	2	mA
I _{BIAS}	DIAS PITI CUITETIL	New Chip		1	1.2	IIIA
I _{SHDN}	Shutdown supply current	V _{EN} ≤ 0.4V (Legacy Chip)		1	50	
I _{SHDN (smart}	(I _{GND})	V _{EN} ≤ 0.4V, V _{IN} = V _{BIAS} = 5.5V (New Chip)		0.85	2.75	μΑ

⁽²⁾ New Chip.



5.5 Electrical Characteristics (continued)

at V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{BIAS} = 0.1 μ F, C_{IN} = C_{OUT} = 10 μ F, C_{NR} = 1 nF, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_{J} = -40° C to 125°C, (unless otherwise noted); typical values are at T_{J} = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Foodback nin gurrant	Legacy Chip	-1	0.15	1	μA	
I _{FB}	Feedback pin current	New Chip	-30	0.15	30	nA	
	Power-supply rejection (V _{IN} to	1 kHz, I _{OUT} = 1.5A, V _{IN} = 1.8 V, V _{OUT} = 1.5V		60		dB	
	V _{OUT})	300 kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V		30		uБ	
		1kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V (Legacy Chip)		50			
PSRR	Power-supply rejection (V _{BIAS}	1kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V (New Chip)		57			
	to V _{OUT})	300kHz, I_{OUT} = 1.5A, V_{IN} = 1.8V, V_{OUT} = 1.5V (Legacy Chip)		30		dB	
		300kHz, I _{OUT} = 1.5A, V _{IN} = 1.8V, V _{OUT} = 1.5V (New Chip)		49			
V	Output paiga valtage	BW = 100Hz to 100kHz, I _{OUT} = 3A, C _{SS} = 1nF (Legacy Chip)		25		u)/maa x)/aut	
V _n	Output noise voltage	$\begin{aligned} \text{BW} &= 100 \text{ Hz to } 100 \text{ kHz}, \\ \text{I}_{\text{OUT}} &= 3\text{A}, \text{ C}_{\text{SS}} = 1\text{nF (New Chip)} \end{aligned}$		20		μVrms x Vout	
+	Minimum start-up time	R _{LOAD} for I _{OUT} = 1A, C _{SS} = open (Legacy Chip)		200			
t _{STR}	Millimum Start-up time	R _{LOAD} for I _{OUT} = 1A, C _{SS} = open (New Chip)		250		μs	
Inc	Soft-start charging current	V _{SS} = 0.4V (Legacy Chip)		440		nA	
I _{SS}	Soit-start charging current	V _{SS} = 0.4V (New Chip)		530		ПА	
V _{EN(hi)}	Enable input high level		1.1		5.5	V	
V _{EN(lo)}	Enable input low level		0		0.4	V	
V _{EN(hys)}	Enable pin hysteresis			50		mV	
V _{EN(dg)}	Enable pin deglitch time			20		μs	
I _{EN}	Enable pin current	V _{EN} = 5V (Legacy Chip)		0.1	1	μA	
'EN	Enable pin darront	V _{EN} = 5V (New Chip)		0.1	0.25	μπ	
V _{IT}	PG trip threshold	V _{OUT} decreasing	85	90	94	%V _{OUT}	
V _{HYS}	PG trip hysteresis			3		70001	
$V_{PG(lo)}$	PG output low voltage	I _{PG} = 1mA (sinking), V _{OUT} < V _{IT} (Legacy Chip)			0.3	V	
* PG(I0)	To caspación voltago	I _{PG} = 1mA (sinking), V _{OUT} < V _{IT} (New Chip)			0.12	·	
l==	PG leakage current	V _{PG} = 5.25V, V _{OUT} > V _{IT} (Legacy Chip)		0.1	1	μA	
I _{PG(lkg)}	1 Gleanage current	V_{PG} = 5.25V, V_{OUT} > V_{IT} (New Chip)		0.001	0.05	μΛ	
T_J	Operating junction temperature		-40		125	°C	
T _{SD}	Thermal shutdown	Shutdown, temperature increasing		165		°C	
- รบ	temperature	Reset, temperature decreasing		140			

Product Folder Links: TPS74901

5.5 Electrical Characteristics (continued)

at V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{BIAS} = 0.1 μ F, C_{IN} = C_{OUT} = 10 μ F, C_{NR} = 1 nF, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_{J} = -40° C to 125°C, (unless otherwise noted); typical values are at T_{J} = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{PULLDOWN}		$V_{BIAS} = 5V$, $V_{EN} = 0 V$		0.83		kΩ


- (1) Adjustable devices tested at 0.8 V; resistor tolerance is not taken into account.
- (2) Dropout is defined as the voltage from V_{IN} to V_{OUT} when V_{OUT} is 3% below nominal.
- (3) 3.25 V is a test condition of this device and can be adjusted by referring to Figure 5-11.

Product Folder Links: TPS74901



5.6 Typical Characteristics: I_{OUT} = 50mA


at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 50mA, V_{EN} = V_{IN} , C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 50mA, V_{EN} = V_{IN} , C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)




Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback




at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 50mA, V_{EN} = V_{IN} , C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 50mA, V_{EN} = V_{IN} , C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)



Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 50mA, V_{EN} = V_{IN} , C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)




Figure 5-25. BIAS Pin Current vs V_{BIAS} and Temperature (T_J)




Figure 5-26. Soft-Start Charging Current (I_{SS}) vs Temperature (I_{J})




Figure 5-27. Soft-Start Charging Current (I_{SS}) vs Temperature





Figure 5-28. Low-Level PG Voltage vs Current







Figure 5-30. Current Limit vs (V_{BIAS} – V_{OUT})

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated


at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 50mA, V_{EN} = V_{IN} , C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)





5.7 Typical Characteristics: I_{OUT} = 1 A


at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 1A, V_{EN} = V_{IN} = 1.8V, V_{OUT} = 1.5V, C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

at T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 0.3V, V_{BIAS} = 5V, I_{OUT} = 1A, V_{EN} = V_{IN} = 1.8V, V_{OUT} = 1.5V, C_{IN} = 1 μ F, C_{BIAS} = 4.7 μ F, and C_{OUT} = 10 μ F (unless otherwise noted)



6 Detailed Description

6.1 Overview

The TPS74901 is a low-dropout (LDO) regulator that features soft-start capabilities. This regulator uses a low-current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very-low input and output voltages.

Using an NMOS pass transistor offers several critical advantages for many applications. Unlike a p-channel metal-oxide-semiconductor field effect transistor (PMOS) topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS74901 to be stable with any capacitor with a value of $2.2\mu F$ or greater. Transient response is also superior to PMOS topologies, particularly for low V_{IN} applications.

The TPS74901 features a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that can be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor-intensive systems.

6.2 Functional Block Diagrams




Figure 6-1. Legacy Chip Functional Block Diagram

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS*74901




Figure 6-2. New Chip Functional Block Diagram

6.3 Feature Description

6.3.1 Enable and Shutdown

The enable (EN) pin is active high and is compatible with standard digital-signaling levels. V_{EN} below 0.4V turns the regulator off and V_{EN} above 1.1V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slowly ramping analog signals. This configuration allows the TPS74901 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50mV of hysteresis and a deglitch circuit to help avoid ON-OFF cycling because of small glitches in the V_{EN} signal.

The enable threshold is typically 0.8V and varies with temperature and process variations. Temperature variation is approximately –1mV/°C; process variation accounts for most of the rest of the variation to the 0.4V and 1.1V limits. If precise turn-on timing is required, a fast rise-time signal must be used to enable the TPS74901.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, then connect EN as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

The TPS749 has an internal active pulldown circuit that connects the output to GND through an 833Ω resistor when the device is disabled. This resistor discharges the output with a time constant of:

$$\tau = \left(\frac{833 \times R_L}{833 + R_L}\right) \times C_{OUT}$$

6.3.2 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5V or lower rail through an external pullup resistor. This pin requires at least 1.1V on V_{BIAS} to have a valid output. The PG output is high-impedance when V_{OUT} is greater than $V_{IT} + V_{HYS}$. If V_{OUT} drops below V_{IT} or if V_{BIAS} drops below 1.9V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1mA, so the pullup resistor for PG must be in the range of $10k\Omega$ to $1M\Omega$. PG is only provided on the VQFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

6.3.3 Internal Current Limit

The TPS74901 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 4A and maintain regulation. The current limit responds in approximately 10µs to reduce the current during a short-circuit fault.

The internal current-limit protection circuitry of the TPS74901 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS74901 above the rated current degrades device reliability.

6.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heat sinking. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS74901 is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS74901 into thermal shutdown degrades device reliability.

Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: *TPS74901*



6.4 Device Functional Modes

Table 6-1 lists the conditions that lead to the different modes of operation.

Table 6-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER						
OPERATING MODE	V _{IN}	V _{EN}	V _{BIAS}	l _{out}	TJ		
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}(V_{IN})$	V _{EN} > V _{EN(high)}	$V_{BIAS} \ge V_{OUT} + V_{DO}(V_{BIAS})$	I _{OUT} < I _{CL}	T _J < 125°C		
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	V _{EN} > V _{EN(high)}	$V_{BIAS} < V_{OUT} + V_{DO}(V_{BIAS})$	_	T _J < 125°C		
Disabled mode (any true condition disables the device)		V _{EN} < V _{EN(low)}	V _{BIAS} < V _{BIAS(UVLO)}	_	T _J > 165°C		

6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold
- The output current is less than the current limit
- · The device junction temperature is less than the maximum specified junction temperature

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass transistor is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

6.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold
- The device junction temperature is greater than the thermal shutdown temperature

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Input, Output, and BIAS Capacitor Requirements

The device is designed to be stable for all available types of and values of output capacitors $\geq 2.2\mu F$. The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pin strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for V_{IN} and V_{BIAS} is $1\mu F$. If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for V_{BIAS} is $4.7\mu F$. Good quality, low-ESR capacitors must be used on the input; ceramic X5R and X7R capacitors are preferred. These capacitors must be placed as close as possible to the pins for optimum performance.

7.1.2 Transient Response

The TPS74901 is designed to have excellent transient response for most applications with a small amount of output capacitance. In some cases, the transient response can be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance otherwise does. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient event; see Figure 5-36 in the *Typical Characteristics* section. Because the TPS74901 is stable with output capacitors as low as 2.2µF, many applications can need very little capacitance at the LDO output. For these applications, local bypass capacitance for the powered device can be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.

7.1.3 Dropout Voltage

The TPS74901 offers very low dropout performance, making the device designed for high-current low V_{IN} and low V_{OUT} applications. The low dropout of the TPS74901 allows the device to be used in place of a DC/DC converter and still achieve good efficiencies. This capability provides designers with the power architecture for applications to achieve the smallest, simplest, and lowest-cost solution.

There are two different specifications for dropout voltage with the TPS74901. The first specification (see Figure 7-1) is referred to as V_{IN} dropout and is used when an external bias voltage is applied to achieve low dropout. This specification assumes that V_{BIAS} is at least 3.25V above V_{OUT} , which is the case for V_{BIAS} when powered by a 5V rail with 5% tolerance and with V_{OUT} = 1.5V (3.25V is a test condition of this device and can be adjusted by referring to Figure 5-11). If V_{BIAS} is higher than V_{OUT} + 3.25V, V_{IN} dropout is less than specified.

Product Folder Links: TPS74901






Figure 7-1. Typical Application of the TPS74901 Using an Auxiliary Bias Rail

The second specification (shown in Figure 7-2) is referred to as V_{BIAS} dropout and is applied to applications where IN and BIAS are tied together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V_{BIAS} provides the gate drive to the pass transistor; therefore, V_{BIAS} must be 1.75V above V_{OUT} . Because of this usage, IN and BIAS tied together easily consume a huge amount of power. Pay attention not to exceed the power rating of the device package.




Figure 7-2. Typical Application of the TPS74901 Without an Auxiliary Bias

7.1.4 Output Noise

The TPS74901 provides low-output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a $0.001\mu F$ soft-start capacitor, the output noise is reduced by half and is typically $30\mu V_{RMS}$ for a 1.2V output (10Hz to 100kHz). Further increasing C_{SS} has little effect on noise. Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a $0.001\mu F$ soft-start capacitor is given in Equation 1.

$$V_{N}(\mu V_{RMS}) = 25 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(1)

The low-output noise of the TPS74901 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

Copyright © 2024 Texas Instruments Incorporated

7.1.5 Programmable Soft-Start

The TPS74901 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor (C_{SS}). This feature is important for many applications because power-up initialization problems are eliminated when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transient events to the input power bus.

To achieve a linear and monotonic soft-start, the TPS74901 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time is dependent on the soft-start charging current (I_{SS}), soft-start capacitance (C_{SS}), and the internal reference voltage (V_{REE}), and can be calculated using Equation 2.

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}}$$
 (2)

If large output capacitors are used, the device current limit (I_{CL}) and the output capacitor can set the start-up time. In this case, the start-up time is given by Equation 3:

$$t_{SSCL} = \frac{(V_{OUT(NOM)} \times C_{OUT})}{I_{CL(MIN)}}$$
(3)

where:

- V_{OUT(NOM)} is the nominal set output voltage
- C_{OUT} is the output capacitance
- I_{CL(MIN)} is the minimum current limit for the device

In applications where monotonic start-up is required, the soft-start time given by Equation 2 must be set to be greater than Equation 3.

The maximum recommended soft-start capacitor is $0.015\mu F$. Larger soft-start capacitors can be used and do not damage the device; however, the soft-start capacitor discharge circuit can possibly be unable to fully discharge the soft-start capacitor when enabled. Soft-start capacitors larger than $0.015\mu F$ can be a problem in applications where the enable pin must be rapidly pulsed while still requiring the device to soft-start from ground. C_{SS} must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. See Table 7-1 for suggested soft-start capacitor values.

Table 7-1. Standard Capacitor Values for Programming the Soft-Start Time

C _{SS} ⁽¹⁾	SOFT-START TIME (Legacy Chip)	SOFT-START TIME (New Chip)			
Open	0.1ms	0.25ms			
270pF	0.5ms	0.4ms			
560pF	1ms	0.8ms			
2.7nF	5ms	4.1ms			
5.6nF	10ms	8.5ms			
0.01µF	18ms	15ms			

(1) $t_{SS}(s) = 0.8 \times C_{SS}(F) / I_{SS}$, where $t_{SS}(s) = soft\text{-start time in seconds}$.

Another option for setting the start-up rate is to use a feedforward capacitor. See the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note for more information.

Product Folder Links: TPS74901

7.1.6 Sequencing Requirements

 V_{IN} , V_{BIAS} , and V_{EN} can be sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Connecting EN to IN is acceptable for most applications as long as V_{IN} is greater than 1.1V, and the ramp rate of V_{IN} and V_{BIAS} is faster than the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply minus the dropout voltage until the set output voltage is reached. If EN is connected to BIAS, the device soft-starts as programmed, provided that V_{IN} is present before V_{BIAS} . If V_{BIAS} and V_{EN} are present before V_{IN} is applied and the set soft-start time has expired, then V_{OUT} tracks V_{IN} . If the soft-start time has not expired, the output tracks V_{IN} until V_{OUT} reaches the value set by the charging soft-start capacitor. Figure 7-3 shows the use of an RC delay circuit to hold off V_{EN} until V_{BIAS} has ramped. This technique can also be used to drive EN from V_{IN} . An external control signal can also be used to enable the device after V_{IN} and V_{BIAS} are present.

Note

When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50µA of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than $10k\Omega$.




Figure 7-3. Soft-Start Delay Using an RC Circuit on Enable

7.2 Typical Application

Figure 7-4 shows the typical application circuit for the TPS74901 adjustable output device.

 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 7-4. Table 7-2 lists sample resistor values of common output voltages. To achieve the maximum accuracy specifications, R_2 must be $\leq 4.99 k\Omega$.




Figure 7-4. Typical Application Circuit for the TPS74901 (Adjustable)

Table 7-2. Standard 1% Resistor Values for Programming the Output Voltage⁽¹⁾

R ₁ (kΩ)	R ₂ (kΩ)	V _{OUT} (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

(1) $V_{OUT} = 0.8 \times (1 + R_1 / R_2)$.

7.2.1 Design Requirements


The goal of this design is to create a 1.2V rail at 3A with minimal external components from a 1.5V rail.

7.2.2 Detailed Design Procedure

First choose the bias, which must be at least 1.75V above the output voltage. A 3.3V rail is used to achieve this minimum voltage. For a minimal external component count and size, select the minimum capacitor sizes. C_{IN} = 1 μ F, C_{BIAS} = 1 μ F, and a C_{OUT} = 10 μ F. The C_{OUT} value was chosen to improve transient response. Using Table 7-2, R_1 is set to 2.49k Ω and R_2 is set to 4.99k Ω to create a 1.2V rail. The pullup resistor for PG is set to 10k Ω .

Product Folder Links: TPS74901

7.2.3 Application Curves



7.3 Power Supply Recommendations

The TPS74901 is designed to operate from an input voltage from 1.1V to 5.5V, provided the bias rail is at least 1.75V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low-output impedance power supply directly to the IN pin of the TPS74901. This supply must have at least 1μ F of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1μ F or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7µF of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a PI-filter or ferrite bead before the input capacitor.

7.4 Layout

7.4.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, connect the top side of R_1 in Figure 7-4 as close as possible to the load. If BIAS is connected to IN, connect BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

7.4.1.1 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions, and can be calculated using Equation 4:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(4)


Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VQFN (RGW) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount

of copper PCB area to ensure the device does not overheat. On the DDPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. Connect that tab to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be estimated using Equation 5:

$$R_{\theta JA} = \frac{(+125^{\circ}C - T_A)}{P_D} \tag{5}$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heat sinking can be estimated using Figure 7-7.



R_{B.IA} value at board size of 9 in² (that is, 3 inches × 3 inches) is a JEDEC standard.

Figure 7-7. R_{θJA} versus Board Size

Figure 7-7 shows the variation of R_{0JA} as a function of ground plane copper area in the board. Figure 7-7 is intended only as a guideline to demonstrate the affects of heat spreading in the ground plane; do not use Figure 7-7 to estimate actual thermal performance in real application environments.

Note

When the device is mounted on an application PCB, TI strongly recommends using Ψ_{JT} and Ψ_{JB} , as explained in the *Thermal Considerations* section.

7.4.1.2 Thermal Considerations

A better method of estimating the thermal measure comes from using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in Equation 6. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than $R_{\theta JA}$. The junction temperature can be estimated with the corresponding formulas given in Equation 6.

$$\Psi_{JT}: \quad T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$

$$\Psi_{JB}: \quad T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$
(6)

where:

- P_D is the power dissipation shown by Equation 4
- T_T is the temperature at the center-top of the device package
- T_B is the PCB temperature measured 1mm away from the device package on the PCB surface (see Figure 7-8)

Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated



Note

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the *Using New Thermal Metrics* application note, available for download at www.ti.com.



- (a) Example RGW (VQFN) Package Measurement
- (b) Example KTW (DDPAK) Package Measurement
- A. T_T is measured at the center of both the X- and Y-dimensional axes.
- B. T_B is measured below the package lead on the PCB surface.

Figure 7-8. Measuring Points for T_T and T_B

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

Compared with $R_{\theta JA}$, the thermal metrics Ψ_{JT} and Ψ_{JB} are less independent of board size but do have a small dependency on board size and layout. Figure 7-9 shows characteristic performance of Ψ_{JT} and Ψ_{JB} versus board size.

Referring to Figure 7-9, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point symmetric to the center of a device. In the KTW package, for example (see Figure 7-8), silicon is not beneath the measuring point of T_T that is the center of the X and Y dimension, so that Ψ_{JT} has a dependency. Also, because of that non-point symmetry, device heat distribution on the PCB is not point symmetric either, so that Ψ_{JB} has a greater dependency on board size and layout.




Figure 7-9. Ψ_{JT} and Ψ_{JB} versus Board Size

For a more detailed discussion of why TI does not recommend using $R_{\theta JC(top)}$ to determine thermal characteristics, see the *Using New Thermal Metrics* application note, available for download at www.ti.com. Also, see the *IC Package Thermal Metrics* application note (also available on the TI website) for further information.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS74901*



7.4.2 Layout Example




Figure 7-10. Layout Schematic (RGW Package)

8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

Table 8-1. Device Nomenclature

PRODUCT ⁽¹⁾	V _{OUT}
TPS74901 yyyzM3	 yyy is the package designator. z is the package quantity. M3 is a suffix designator for devices that only use the latest manufacturing flow (CSO: RFB). Devices without this suffix ship with the legacy chip (CSO: DLN) or the new chip (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is used. The device performance for new and legacy chips is denoted throughout the document.

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

8.1.2 Development Support

8.1.2.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS74901. The TPS74901EVM-210 evaluation module and related user's guide (SLVU190) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

8.1.2.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS74901 is available through the product folders under *Tools & Software*.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Using New Thermal Metrics applicatin note
- Texas Instruments, Semiconductor and IC Package Thermal Metrics application note
- Texas Instruments, Ultimate Regulation with Fixed Output Version of TPS742xx/TPS743xx/TPS744xx application note
- Texas Instruments, Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator application note
- Texas Instruments, TPS74901EVM-210 user's guide

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

Product Folder Links: TPS74901



8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision J (April 2023) to Revision K (June 2024)	Page
•	Changed M3 references to new chip Added: Accuracy over line, load, and temperature: 1% (new chip)i	in
	Description section	1
•	Added (Legacy Chip) to KTW package	
•	Changed Typical Characteristics: I _{OUT} = 50mA section and added new chip curves	8
	Changed Typical Characteristics: I _{OUT} = 1 A section, added new chip curves side by side to legacy curv	
•	Changed Legacy Chip Functional Block Diagram to include pulldown resistor for legacy chip and added	d New
	Chip Functional Block Diagram	16
•	Added active pulldown circuit discussion and equation to Enable and Shutdown section	
	Added SOFT-START TIME (New Chip) column and changed footnote in Standard Capacitor Values for	
	Programming the Soft-Start Time table	
•	Added feed-forward capacitor discussion to Programmable Soft-Start section	
•	Changed Application Curves section to only show new chip curves	
•	Changed last sentence of Layout Recommendations and Power Dissipation section; added Figure 7-7	
•	Deleted (previously numbered) Figure 35 through Figure 39	
•	Added Device Nomenclature section	30
_		
_	harron from Davisian I (May 2040) to Davisian I (April 2000)	_

C	hanges from Revision I (May 2016) to Revision J (April 2023)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added M3-suffix devices to document	1
•	Added links to Applications section	1
	• •	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS74901

www.ti.com

7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS74901DRCR	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCR.A	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCRG4	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCRG4.A	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCRM3	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCRM3.A	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCT	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901DRCT.A	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	11S
TPS74901KTWR	Active	Production	DDPAK/TO-263 (KTW) 7	500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	TPS74901
TPS74901KTWR.A	Active	Production	DDPAK/TO-263 (KTW) 7	500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	TPS74901
TPS74901RGWR	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
TPS74901RGWR.A	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
TPS74901RGWRM3	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
TPS74901RGWRM3.A	Active	Production	VQFN (RGW) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
TPS74901RGWT	Active	Production	VQFN (RGW) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
TPS74901RGWT.A	Active	Production	VQFN (RGW) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901
TPS74901RGWTG4	Active	Production	VQFN (RGW) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74901

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 31-Aug-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74901DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901DRCRG4	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901DRCRM3	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74901KTWR	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS74901RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74901RGWRM3	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74901RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 31-Aug-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74901DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74901DRCRG4	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74901DRCRM3	VSON	DRC	10	3000	367.0	367.0	35.0
TPS74901DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS74901KTWR	DDPAK/TO-263	KTW	7	500	356.0	356.0	45.0
TPS74901RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74901RGWRM3	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74901RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

KTW (R-PSFM-G7)

PLASTIC FLANGE-MOUNT



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Lead width and height dimensions apply to the plated lead.

- D. Leads are not allowed above the Datum B.
- E. Stand-off height is measured from lead tip with reference to Datum B.

Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".

G. Cross-hatch indicates exposed metal surface.


Falls within JEDEC MO–169 with the exception of the dimensions indicated.




5 x 5, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated