










TPS73801-SEP SLVSER5A - DECEMBER 2018 - REVISED MAY 2021

TPS73801-SEP 1-A Low-Noise Fast-Transient-Response **Low-Dropout Regulator in Space Enhanced Plastic**

1 Features

- VID V62/18616
- Radiation hardened
 - SEL, SEB, and SEGR immune up to $LET = 43 \text{ MeV-cm}^2/\text{mg}$
 - SET and SEFI characterized up to $LET = 43 \text{ MeV-cm}^2/\text{mg}$
 - TID assured for every wafer lot up to 20 krad(Si)
 - TID characterized up to 50 krad(Si)
- Space enhanced plastic
 - Au bondwire and NiPdAu lead finish
 - Enhanced mold compound for low outgassing
 - One fabrication, assembly, and test site
 - Extended product life cycle
 - Extended product change notification
 - Product traceability
- Optimized for fast transient response
- Output current: 1 A
- Dropout voltage: 300 mV
- Low noise: $45 \mu V_{RMS}$ (10 Hz to 100 kHz)
- 1-mA quiescent current
- No protection diodes needed
- Controlled quiescent current in dropout
- Adjustable output voltage: 1.21 V to 20 V
- Less than 1-µA quiescent current in shutdown
- Stable with 10-µF output capacitor
- Stable with ceramic capacitors
- Reverse-battery protection
- No reverse current
- Thermal limiting



Simplified Schematic

2 Applications

- Supports low Earth orbit (LEO) space applications
- Radiation-hardened low-noise linear regulator power supply for RF, VCOs, receivers, and amplifiers
- Clean analog supply requirements
- Space satellite payloads
- Command and data handling (C&DH)
- Optical imaging payload
- Radar imaging payload
- Satellite electrical power system (EPS)

3 Description

The TPS73801-SEP is a low-dropout (LDO) regulator optimized for fast transient response. The device can supply 1 A of output current with a dropout voltage of 300 mV. Operating quiescent current is 1 mA and drops to less than 1 µA in shutdown. Compared to many other regulators, quiescent current is well controlled and does not rise in dropout. In addition to fast transient response, a very low output noise makes the TPS73801-SEP regulator ideal for sensitive RF supply applications.

Output voltage range is from 1.21 to 20 V and is stable with use of output capacitors as low as 10 µF. Small ceramic capacitors can be used without the necessary addition of ESR. Internal protection circuitry includes reverse-battery protection, current limiting, thermal limiting, and reverse-current protection. The TPS73801-SEP regulator is available with an adjustable 1.21-V reference voltage and in the 6-pin TO-223 (DCQ) package.

Device Information

PART NUMBER ⁽¹⁾	GRADE	PACKAGE
TPS73801MDCQTPSEP	120 kradiSi)	SOT-223 (6)
TPS73801MDCQPSEP	DI AT	6.55 mm × 7.26 mm Mass = 119.8 mg ⁽²⁾

- For all available packages, see the orderable addendum at the end of the data sheet.
- Mass is accurate to ±10%.



Table of Contents

1 Features	1	8 Application and Implementation	14
2 Applications	1	8.1 Application Information	14
3 Description	1	8.2 Typical Application	14
4 Revision History	2	9 Power Supply Recommendations	17
5 Pin Configuration and Functions	3	10 Layout	18
6 Specifications		10.1 Layout Guidelines	
6.1 Absolute Maximum Ratings		10.2 Layout Example	
6.2 ESD Ratings	4	10.3 Thermal Considerations	18
6.3 Recommended Operating Conditions	4	11 Device and Documentation Support	20
6.4 Thermal Information	4	11.1 Receiving Notification of Documentation Update	
6.5 Electrical Characteristics	5	11.2 Support Resources	20
6.6 Typical Characteristics	7	11.3 Trademarks	20
7 Detailed Description		11.4 Electrostatic Discharge Caution	20
7.1 Overview		11.5 Glossary	
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	21
7.4 Device Functional Modes			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (December 2018) to Revision A (May 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated radiation hardened and space enhanced plastic bullets in the Features section	1
•	Updated Applications section	1
	Added device mass and dimensions to Device Information table	



5 Pin Configuration and Functions




Figure 5-1. DCQ Package SOT-223 Top View

Table 5-1. Pin Functions

	PIN	I/O	DESCRIPTION
NO.	NO. NAME		DESCRIPTION
1	IN	_	Input. Power is supplied to the device through the IN pin. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor (ceramic) in the range of 1 μ F to 10 μ F is sufficient. The TPS73801-SEP regulators are designed to withstand reverse voltages on the IN pin with respect to ground and the OUT pin. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device acts as if there is a diode in series with its input. There is no reverse current flow into the regulator, and no reverse voltage appears at the load. The device protects both itself and the load.
2	OUT	_	Output. The output supplies power to the load. A minimum output capacitor (ceramic) of 10 μ F is required to prevent oscillations. Larger output capacitors are required for applications with large transient loads to limit peak voltage transients.
3	GND	_	Ground.
4	FB	I	Feedback. This is the input to the error amplifier. This pin is internally clamped to ± 7 V. It has a bias current of 3 μ A that flows into the pin. The FB pin voltage is 1.21 V referenced to ground, and the output voltage range is 1.21 V to 20 V.
5	EN	ı	Enable. The EN pin is used to put the TPS73801-SEP regulators into a low-power shutdown state. The output is off when the EN pin is pulled low. The EN pin can be driven either by 5-V logic or open-collector gate, normally several microamperes, and the EN pin current, typically 3 µA. If unused, the EN pin must be connected to the IN pin. The device is in the low-power shutdown state if the EN pin is not connected.
6	GND	_	Ground.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		IN	-20	20	
		OUT	-20	20	
V _{IN}	Input voltage	Input-to-output differential ⁽²⁾	-20	20	V
		FB	-7	7	
		EN	-20	20	
t _{short}	Output short-circuit duration			Indefinite	
T _J	Operating virtual-junction te	mperature	-55	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage	V _{OUT} + VDO	20	V
V_{IH}	EN high-level input voltage	2	20	V
V _{IL}	EN low-level input voltage		0.25	V
TJ	Recommended operating junction temperature	-55	125	°C

6.4 Thermal Information

		TPS73801-SEP		
	THERMAL METRIC(1)	DCQ (SOT-223)	UNIT	
		6 PINS		
R _{0JA}	Junction-to-ambient thermal resistance	50.5	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	31.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	5.1	°C/W	
ΨЈТ	Junction-to-top characterization parameter	1	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	5	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: TPS73801-SEP

⁽²⁾ Absolute maximum input-to-output differential voltage cannot be achieved with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 20 V, the OUT pin may not be pulled below 0 V. The total measured voltage from IN to OUT cannot exceed ±20 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating temperature range $T_A = -55^{\circ}C$ to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP ⁽⁹⁾	MAX	UNIT	
V _{IN}	Input voltage ⁽¹⁾ (2)		25°C	2.2	1.9	20	V	
\/	FB pin voltage ⁽¹⁾ (3)	V _{IN} = 2.21 V, I _{LOAD} = 1 mA	25°C	1.192	1.21	1.228	V	
V_{FB}	FB pin voltage(1) (9)	V _{IN} = 2.5 V to 20 V, I _{LOAD} = 1 mA to 1 A	Full range	1.174	1.21	1.246	V	
	Line regulation ⁽¹⁾	ΔV _{IN} = 2.21 V to 20 V, I _{LOAD} = 1 mA	Full range		1.5	5	mV	
	Load regulation ⁽¹⁾	V _{IN} = 2.5 V, ΔI _{LOAD} = 1 mA to 1 A	25°C		2	8	mV	
	Load regulation(**)	V _{IN} – 2.5 V, ΔI _{LOAD} – 1 IIIA to 1 A	Full range			18	IIIV	
		1 - 1 mA	25°C		0.02	0.06		
		I _{LOAD} = 1 mA	Full range			0.10		
		- 100 mA	25°C		0.1	0.17		
\/	Dropout voltage ^{(2) (5) (4)}	I _{LOAD} = 100 mA	Full range			0.22	V	
V_{DO}	$V_{IN} = V_{OUT(NOMINAL)}$	_ 500 mA	25°C		0.19	0.27	V	
		I _{LOAD} = 500 mA	Full range			0.35		
		1 A	25°C		0.24	0.30		
		I _{LOAD} = 1 A	Full range			0.40		
		I _{LOAD} = 0 mA	Full range		1	1.5		
I_GND	(4) (6)	I _{LOAD} = 1 mA	Full range		1.1	1.6	1.6 5.5 mA	
I_{GND}	GND pin current ⁽⁴⁾ (6) V _{IN} = V _{OUT(NOMINAL)} + 1	I _{LOAD} = 100 mA	Full range		3.8	5.5		
GND		I _{LOAD} = 500 mA	Full range		15	25		
		I _{LOAD} = 1 A	Full range		35	80		
V_N	Output voltage noise	C _{OUT} = 10 μF, I _{LOAD} = 1 A, B _W = 10 Hz to 100 kHz	25°C		45		μV_{RMS}	
I _{FB}	FB pin bias current ⁽¹⁾ (7)		25°C		3	10	μA	
\/	Shutdown threshold	V _{OUT} = OFF to ON	Full range		0.9	2	V	
V_{EN}	Silutuowii tiilesilolu	V _{OUT} = ON to OFF	Full range	0.15	0.75		V	
	EN pin current	V _{EN} = 0 V	25°C		0.01	1		
I _{EN}	EN pin current	V _{EN} = 20 V	25°C		3	30	μA	
	Quiescent current in shutdown	V _{IN} = 6 V, V _{EN} = 0 V	25°C		0.01	1	μA	
PSRR	Ripple rejection ⁽¹⁰⁾ $V_{IN} - V_{OUT} = 1.5 \text{ V (avg)}, V_{RIPPLE} = 0.5 V_{P-P}, f_{RIPPLE} = 120 \text{ Hz}, I_{LOAD} = 0.75 \text{ A}$ 25°C 55 63			dB				
	Current limit	V _{IN} = 7 V, V _{OUT} = 0 V	25°C		2		٨	
I _{CL}	Current IIIIII	V _{IN} = V _{OUT(NOMINAL)} + 1	Full range	1.6			A	
I _{REV}	Input reverse leakage current	V _{IN} = -20 V, V _{OUT} = 0 V	Full range			1	mA	
I _{RO}	Reverse output current ⁽⁸⁾	V _{OUT} = 1.21 V, V _{IN} < 1.21 V	25°C		300	600	μA	

- (1) The TPS73801-SEP is tested and specified for these conditions with the FB pin connected to the OUT pin.
- (2) Dropout voltages are limited by the minimum input voltage specification under some output voltage/load conditions.
- (3) Operating conditions are limited by maximum junction temperature. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.
- (4) To satisfy requirements for minimum input voltage, the TPS73801-SEP is tested and specified for these conditions with an external resistor divider (two 4.12-kΩ resistors) for an output voltage of 2.4 V. The external resistor divider adds a 300-mA DC load on the output.
- (5) Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage is equal to V_{IN} V_{DROPOUT}.
- (6) GND pin current is tested with V_{IN} = (V_{OUT(NOMINAL)} + 1 V) and a current source load. The GND pin current decreases at higher input voltages.
- (7) FB pin bias current flows into the FB pin.
- (8) Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out the GND pin.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback




- Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.


 (10) Parameter is specified by characterization and is not tested in production.




6.6 Typical Characteristics



6.6 Typical Characteristics (continued)



6.6 Typical Characteristics (continued)



6.6 Typical Characteristics (continued)





Figure 6-23. Line Transient Response

7 Detailed Description

7.1 Overview

The TPS73801-SEP is a 1-A LDO regulator optimized for fast transient response. The devices are capable of supplying 1 A at a dropout voltage of 300 mV. The low operating quiescent current (1 mA) drops to less than 1 μ A in shutdown. In addition to the low quiescent current, the TPS73801-SEP regulators incorporate several protection features which make them ideal for use in battery-powered systems. The devices are protected against both reverse input and reverse output voltages. In battery-backup applications where the output can be held up by a backup battery when the input is pulled to ground, the TPS73801-SEP acts as if it has a diode in series with its output and prevents reverse current flow. Additionally, in dual-supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as 20 V and still allow the device to start and operate.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Adjustable Operation

The TPS73801-SEP has an adjustable output voltage range of 1.21 V to 20 V. The output voltage is set by the ratio of two external resistors as shown in Figure 7-1. The device maintains the voltage at the FB pin at 1.21 V referenced to ground. The current in R1 is then equal to (1.21 V / R1), and the current in R2 is the current in R1 plus the FB pin bias current. The FB pin bias current, 3 μ A at 25°C, flows through R2 into the FB pin. The output voltage can be calculated using the formula shown in Equation 1. The value of R1 should be less than 4.17 k Ω to minimize errors in the output voltage caused by the FB pin bias current. Note that in shutdown the output is turned off, and the divider current is zero.




Figure 7-1. Adjustable Operation

The output voltage can be set using the following equations:

$$V_{OUT} = 1.21 V(1 + \frac{R^2}{R^1}) + I_{FB} \times R^2$$
 (1)

$$V_{FB} = 1.21 \text{ V}$$
 (2)

$$I_{FB} = 3 \mu A \text{ at } 25^{\circ}C$$
 (3)

7.3.2 Fixed Operation

The TPS73801-SEP can be used in a fixed voltage configuration. By connecting the FB pin to OUT, the TPS73801-SEP will regulate the output to 1.21 V. During fixed voltage operation, the FB pin can be used for a Kelvin connection if routed separately to the load. This allows the regulator to compensate for voltage drop across parasitic resistances (R_P) between the output and the load. This becomes more crucial with higher load currents.




Figure 7-2. Kelvin Sense Connection

7.3.3 Overload Recovery

Like many IC power regulators, the TPS73801-SEP has safe operating area protection. The safe area protection decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The protection is designed to provide some output current at all values of input-to-output voltage up to the device breakdown.

When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. During start up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein removal of an output short does not allow the output voltage to recover. Other regulators also exhibit this phenomenon, so it is not unique to the TPS73801-SEP.

The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations occur immediately after the removal of a short circuit or when the shutdown pin is pulled high after the input voltage has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.

7.3.4 Output Voltage Noise

The TPS73801-SEP regulators have been designed to provide low output voltage noise over the 10-Hz to 100-kHz bandwidth while operating at full load. Output voltage noise is typically 40 nV/ $\sqrt{\text{Hz}}$ over this frequency bandwidth for the TPS73801-SEP. For higher output voltages (generated by using a resistor divider), the output voltage noise is gained up accordingly. This results in RMS noise over the 10-Hz to 100-kHz bandwidth of 14 μ VRMS for the TPS73801-SEP.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Higher values of output voltage noise may be measured when care is not exercised with regards to circuit layout and testing. Crosstalk from nearby traces can induce unwanted noise onto the output of the TPS73801-SEP. Power supply ripple rejection must also be considered; the TPS73801-SEP regulators do not have unlimited power-supply rejection and pass a small portion of the input noise through to the output.

7.3.5 Protection Features

The TPS73801-SEP regulators incorporate several protection features that make them ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the devices are protected against reverse input voltages, reverse output voltages, and reverse voltages from output to input.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.

The input of the device withstands reverse voltages of 20 V. Current flow into the device is limited to less than 1 mA (typically less than 100 μ A), and no negative voltage appears at the output. The device protects both itself and the load. This provides protection against batteries that can be plugged in backward.

The output of the TPS73801-SEP can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20 V. The output acts like an open circuit; no current flows out of the pin. If the input is powered by a voltage source, the output sources the short-circuit current of the device and protects itself by thermal limiting. In this case, grounding the EN pin turns off the device and stops the output from sourcing the short-circuit current.

The FB pin can be pulled above or below ground by as much as 7 V without damaging the device. If the input is left open circuit or grounded, the FB pin acts like an open circuit when pulled below ground and like a large resistor (typically $5 \text{ k}\Omega$) in series with a diode when pulled above ground.

In situations where the FB pin is connected to a resistor divider that would pull the FB pin above its 7-V clamp voltage if the output is pulled high, the FB pin input current must be limited to less than 5 mA. For example, a resistor divider is used to provide a regulated 1.5-V output from the 1.21-V reference when the output is forced to 20 V. The top resistor of the resistor divider must be chosen to limit the current into the FB pin to less than 5 mA when the FB pin is at 7 V. The 13-V difference between OUT and FB pins divided by the 5-mA maximum current into the FB pin yields a minimum top resistor value of 2.6 k Ω .

In circuits where a backup battery is required, several different input and output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open circuit. When the IN pin of the TPS73801-SEP is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current typically drops to less than 2 μ A. This can happen if the input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the EN pin has no effect on the reverse output current when the output is pulled above the input.

7.4 Device Functional Modes

See the device modes in Table 7-1.

Table 7-1. Device Modes

EN DEVICE STATE					
Н	Regulated voltage				
L	Shutdown				

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Output Capacitance and Transient Response


The TPS73801-SEP regulators are designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 10 μ F with an ESR of 3 Ω or less is recommended to prevent oscillations. Larger values of output capacitance can decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the TPS73801-SEP, increase the effective output capacitor value.

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. The most common dielectrics used are Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but exhibit strong voltage and temperature coefficients. When used with a 5-V regulator, a 10- μ F Y5V capacitor can exhibit an effective value as low as 1 μ F to 2 μ F over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients.

8.2 Typical Application

This section will highlight some of the design considerations when implementing this device in various applications.



All capacitors are ceramic.

Figure 8-1. Adjustable Output Voltage Operation

Product Folder Links: TPS73801-SEP

14



8.2.1 Design Requirements

Table 8-1 shows the design parameters for this application.

Table 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage (V _{IN})	5 V
Output voltage (V _{OUT})	2.5 V
Output current (I _{OUT})	0 to 1 A
Load regulation	1%

8.2.2 Detailed Design Procedure

The TPS73801-SEP has an adjustable output voltage range of 1.21 to 20 V. The output voltage is set by the ratio of two external resistors R1 and R2 as shown in Figure 8-1. The device maintains the voltage at the FB pin at 1.21 V referenced to ground. The current in R1 is then equal to (1.21 V / R1), and the current in R2 is the current in R1 plus the FB pin bias current. The FB pin bias current, 3 μ A at 25°C, flows through R2 into the FB pin. The output voltage can be calculated using Equation 5.

$$V_{OUT} = 1.21 V(1 + \frac{R2}{R1}) + I_{FB} \times R2$$
 (5)

The value of R1 should be less than 4.17 k Ω to minimize errors in the output voltage caused by the FB pin bias current. Note that in shutdown the output is turned off, and the divider current is zero. For an output voltage of 2.50 V, R1 will be set to 4.0 k Ω . R2 is then found to be 4.22 k Ω using the equation above.

$$V_{\text{OUT}} = 1.21V(1 + \frac{4.22k\Omega}{4.0k\Omega}) + 3\mu A \times 4.22k\Omega$$
 (6)

$$V_{OUT} = 2.50 \text{ V} \tag{7}$$

The adjustable device is tested and specified with the FB pin tied to the OUT pin for an output voltage of 1.21 V. Specifications for output voltages greater than 1.21 V are proportional to the ratio of the desired output voltage to 1.21 V: V_{OUT} / 1.21 V. For example, load regulation for an output current change of 1 mA to 1.5 A is –2 mV (typ) at V_{OUT} = 1.21 V. At V_{OUT} = 2.50 V, the typical load regulation is:

$$(2.50 \text{ V} / 1.21 \text{ V})(-2 \text{ mV}) = -4.13 \text{ mV}$$
 (8)

Figure 8-2 shows the actual change in output is approximately 3 mV for a 1-A load step. The maximum load regulation at 25° C is -8 mV. At $V_{OUT} = 2.50$ V, the maximum load regulation is:

$$(2.50 \text{ V} / 1.21 \text{ V})(-8 \text{ mV}) = -16.53 \text{ mV}$$
 (9)

Since 16.53 mV is 0.7% of the 2.5-V output voltage, the load regulation will meet the design requirements.



8.2.3 Application Curve




Figure 8-2. 1-A Load Transient Response



9 Power Supply Recommendations

The device is designed to operate with an input voltage supply up to 20 V. The minimum input voltage should provide adequate headroom greater than the dropout voltage in order for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

Product Folder Links: TPS73801-SEP




10 Layout

10.1 Layout Guidelines

- 1. For best performance, all traces should be as short as possible.
- 2. Use wide traces for IN, OUT, and GND to minimize the parasitic electrical effects.
- 3. A minimum output capacitor of 10 μ F with an ESR of 3 Ω or less is recommended to prevent oscillations. X5R and X7R dielectrics are preferred.
- 4. Place the output capacitor as close as possible to the OUT pin of the device.
- 5. The tab of the DCQ package should be connected to ground.

10.2 Layout Example



Via to GND Plane

Figure 10-1. SOT-223 Layout Example (DCQ)

10.3 Thermal Considerations

The power handling capability of the device is limited by the recommended maximum operating junction temperature (125°C). The power dissipated by the device is made up of two components:

- 1. Output current multiplied by the input/output voltage differential: I_{OUT} ($V_{IN} V_{OUT}$)
- GND pin current multiplied by the input voltage: I_{GND} × V_{IN}

The GND pin current can be found using the GND Pin Current graphs in Section 6.6 . Power dissipation is equal to the sum of the two components listed above.

The TPS73801-SEP series regulators have internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions, the recommended maximum operating junction temperature is 125°C. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

10.3.1 Calculating Junction Temperature

Example: Given an output voltage of 3.3 V, an input voltage range of 4 V to 6 V, an output current range of 0 mA to 500 mA, and a maximum ambient temperature of 50°C, what is the operating junction temperature?

The power dissipated by the device is equal to:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$$
(10)

where

- I_{OUT(MAX)} = 500 mA
- V_{IN(MAX)} = 6 V
- I_{GND} at $(I_{OUT} = 500 \text{ mA}, V_{IN} = 6 \text{ V}) = 10 \text{ mA}$

So,

$$P = 500 \text{ mA} \times (6 \text{ V} - 3.3 \text{ V}) + 10 \text{ mA} \times 6 \text{ V} = 1.41 \text{ W}$$
 (11)

The thermal resistance of the DCQ package is 50.5°C/W. So the junction temperature rise above ambient is approximately equal to:

$$1.41 \text{ W} \times 50.5^{\circ}\text{C/W} = 71.2^{\circ}\text{C}$$
 (12)

The junction temperature rise can then be added to the maximum ambient temperature to find the operating junction temperature (T_i) :

$$T_J = 50^{\circ}\text{C} + 71.2^{\circ}\text{C} = 121.2^{\circ}\text{C}$$
 (13)

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 14-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS73801MDCQPSEP	Active	Production	SOT-223 (DCQ) 6	78 TUBE	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	73801-SP
TPS73801MDCQPSEP.A	Active	Production	SOT-223 (DCQ) 6	78 TUBE	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	73801-SP
TPS73801MDCQTPSEP	Active	Production	SOT-223 (DCQ) 6	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	73801-SP
TPS73801MDCQTPSEP.A	Active	Production	SOT-223 (DCQ) 6	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	73801-SP
V62/18616-01XE	Active	Production	SOT-223 (DCQ) 6	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	73801-SP
V62/18616-01XE-T	Active	Production	SOT-223 (DCQ) 6	78 TUBE	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	73801-SP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73801MDCQTPSEP	SOT-223	DCQ	6	250	177.8	12.4	7.1	7.45	1.88	8.0	12.0	Q3

www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73801MDCQTPS	EP SOT-223	DCQ	6	250	213.0	191.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS73801MDCQPSEP	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73801MDCQPSEP.A	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
V62/18616-01XE-T	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68



PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated