#### -TPS73101-EP, TPS73115-EP TPS731125-EP, TPS73118-EP, TPS73125-EP, TPS73130-EP TPS73132-EP, TPS73133-EP, TPS73150-EP

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

# **CAP-FREE NMOS 150 mA LOW DROPOUT REGULATOR** WITH REVERSE CURRENT PROTECTION

#### **FEATURES**

- Controlled Baseline
  - One Assembly
  - Test Site
  - One Fabrication Site
- **Extended Temperature Performance of** -55°C to 125°C
- **Enhanced Diminishing Manufacturing Sources** (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree (1)
- Stable With No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range of 1.7 V to 5.5 V
- **Ultralow Dropout Voltage: 30 mV Typical**
- **Excellent Load Transient Response—With or Without Optional Output Capacitor**
- New NMOS Topology Provides Low Reverse **Leakage Current**
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Low Noise: 30 µV<sub>RMS</sub> Typ (10 kHz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy Over Line, Load, and **Temperature**
- Less Than 1 µA Maximum I<sub>Q</sub> in Shutdown
- Thermal Shutdown and Specified Min/Max **Current Limit Protection**
- **Available in Multiple Output Voltage Versions** 
  - Fixed Outputs of 1.2 V to 5 V
  - Adjustable Outputs from 1.2 V to 5.5 V
  - Custom Outputs Available

#### **APPLICATIONS**

- Portable/Battery-Powered Equipment
- **Post-Regulation for Switching Supplies**
- Noise-Sensitive Circuitry such as VCOs
- Point of Load Regulation for DSPs. FPGAs. ASICs, and Microprocessors

#### DESCRIPTION/ORDERING INFORMATION

The TPS731xx family of low-dropout (LDO) linear voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.


The TPS731xx uses an advanced BiCMOS process to yield high precision while delivering low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1 µA and ideal for portable applications. The low output noise (30  $\mu$ V<sub>RMS</sub> with 0.1  $\mu$ F C<sub>NR</sub>) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PRODUCT INFORMATION(1)

| PRODUCT         | V <sub>OUT</sub> <sup>(2)</sup>   |
|-----------------|---|
| TPS731xxMyyyzEP | <b>XX</b> is nominal output voltage (for example, 25 = 2.5 V, 01 = Adjustable <sup>(3)</sup> ). <b>YYY</b> is package designator. <b>Z</b> is package quantity. |

- (1) For the most current specification and package information, see the Package Option Addendum located at the end of this data sheet or see the Texas Instruments website at www.ti.com.
- (2) Output voltages from 1.3 V to 4 V in 100 mV increments are available through the use of innovative factory EEPROM programming. Minimum order quantities apply; contact factory for details and availability.
- (3) For fixed 1.2 V operation, tie FB to OUT

#### ORDERING INFORMATION(1)

| T <sub>A</sub> | PACKAGE <sup>(2)</sup> | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------------------|-----------------------|------------------|
|                |                        | TPS73101MDBVREP       | PKAM             |
|                |                        | TPS73115MDBVREP       | PKBM             |
|                |                        | TPS731125MDBVREP      | PMMM             |
|                |                        | TPS73118MDBVREP       | PKCM             |
| -55°C to 125°C | SOT23 - DBV            | TPS73125MDBVREP       | PKDM             |
|                |                        | TPS73130MDBVREP       | PKEM             |
|                |                        | TPS73132MDBVREP       | PKFM             |
|                |                        | TPS73133MDBVREP       | PKHM             |
|                |                        | TPS73150MDBVREP       | PKIM             |

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

# TPS73101-EP, TPS73115-EP TPS731125-EP, TPS73118-EP, TPS73125-EP, TPS73130-EP TPS73132-EP, TPS73133-EP, TPS73150-EP

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

#### **ABSOLUTE MAXIMUM RATINGS**

over operating junction temperature range unless otherwise noted(1)

| V <sub>IN</sub> range                     | -0.3 V to 6 V                          |
|---|--|
| V <sub>EN</sub> range                     | -0.3 V to 6 V                          |
| V <sub>OUT</sub> range                    | −0.3 V to 5.5 V                        |
| Peak output current                       | Internally limited                     |
| Output short-circuit duration             | Indefinite                             |
| Continuous total power dissipation        | See Power Dissipation Ratings<br>Table |
| Ambient temperature range, T <sub>A</sub> | −55°C to 150°C                         |
| Storage temperature range                 | −65°C to 150°C                         |
| ESD rating, HBM                           | 2 kV                                   |
| ESD rating, CDM                           | 500 V                                  |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## POWER DISSIPATION RATINGS(1)

| BOARD                | PACKAGE | R <sub>OJC</sub> | R <sub>OJA</sub> | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> ≤ 25°C<br>POWER<br>RATING | T <sub>A</sub> = 70°C<br>POWER<br>RATING | T <sub>A</sub> = 85°C<br>POWER<br>RATING | T <sub>A</sub> = 125°C<br>POWER<br>RATING |
|----------------------|---------|------------------|------------------|--|--|--|--|---|
| Low-K <sup>(2)</sup> | DBV     | 64°C/W           | 255°C/W          | 3.9 mW/°C                                      | 450 mW                                   | 275 mW                                   | 215 mW                                   | 58 mW                                     |
| High-K (3)           | DBV     | 64°C/W           | 180°C/W          | 5.6 mW/°C                                      | 638 mW                                   | 388 mW                                   | 305 mW                                   | 83 mW                                     |

<sup>(1)</sup> See Power Dissipation in the Application Information section for more information related to thermal design.

<sup>(2)</sup> The JEDEC Low-K (1s) board design used to derive this data was a 3 inch × 3 inch, two-layer board with 2-ounce copper traces on top of the board.

<sup>(3)</sup> The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on the top and bottom of the board.

# TPS73101-EP, TPS73115-EP TPS731125-EP, TPS73118-EP, TPS73125-EP, TPS73130-EP TPS73132-EP, TPS73133-EP, TPS73150-EP

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007



#### **ELECTRICAL CHARACTERISTICS**


Over operating temperature range ( $T_A = -55^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT(nom)} + 0.5 V^{(1)}$ ,  $I_{OUT} = 10$  mA,  $V_{EN} = 1.7$  V, and  $C_{OUT} = 0.1 \ \mu F$ , unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ 

|                                     | PARAMETER   |  | TEST CONDITIONS   | MIN      | TYP                  | MAX                   | UNIT          |  |
|-------------------------------------|---|--|---|----------|----------------------|-----------------------|---------------|--|
| V <sub>IN</sub>                     | Input voltage range   | (1)  |   | 1.7      |                      | 5.5                   | V             |  |
| $V_{FB}$                            | Internal reference (  | ΓPS73101)                                  | T <sub>A</sub> = 25°C   | 1.198    | 1.2                  | 1.21                  | V             |  |
|                                     | Output voltage rang   | e (TPS73101)                               |   | $V_{FB}$ |                      | 5.5 – V <sub>DO</sub> | V             |  |
| V <sub>OUT</sub>                    |   | Nominal                                    | T <sub>A</sub> = 25°C   |          | ±0.5                 |                       | %             |  |
|                                     | Accuracy <sup>(1)</sup>   | V <sub>IN</sub> , I <sub>OUT</sub> , and T | $V_{OUT} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V},$<br>10 mA $\le I_{OUT} \le 150 \text{ mA}$ | -1       | ±0.5                 | +1                    | %             |  |
| $\Delta V_{OUT}\%/\Delta V_{IN}$    | Line regulation <sup>(1)</sup>  |  | $V_{OUT(nom)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$                                       |          | 0.01                 |                       | %/V           |  |
| A)/ 0//AI                           | Lood regulation   |  | 1 mA ≤ I <sub>OUT</sub> ≤ 150 mA  |          | 0.002                |                       | 0/ /22 Λ      |  |
| $\Delta V_{OUT} % / \Delta I_{OUT}$ | Load regulation   |  | 10 mA ≤ I <sub>OUT</sub> ≤ 150 mA   |          | 0.0005               |                       | %/mA          |  |
| V <sub>DO</sub>                     | Dropout voltage <sup>(2)</sup><br>(V <sub>IN</sub> = V <sub>OUT</sub> (nom) - | - 0.1 V)                                   | I <sub>OUT</sub> = 150 mA   |          | 30                   | 100                   | mV            |  |
| Z <sub>O</sub> (DO)                 | Output impedance i  | n dropout                                  | $1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$       |          | 0.25                 |                       | Ω             |  |
| I <sub>CL</sub>                     | Output current limit  |  | $V_{OUT} = 0.9 \times V_{OUT(nom)}$   | 150      | 360                  | 500                   | mA            |  |
| I <sub>SC</sub>                     | Short-circuit current   |  | V <sub>OUT</sub> = 0 V  |          | 200                  |                       | mA            |  |
| I <sub>REV</sub>                    | Reverse leakage cu  | ırrent <sup>(3)</sup> (–I <sub>IN</sub> )  | $V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$                                    |          | 0.1                  | 15                    | μA            |  |
| I <sub>GND</sub>                    | Cround him aurrent  |  | $I_{OUT} = 10 \text{ mA } (I_{Q})$  |          | 400                  | 550                   |               |  |
|                                     | Ground pin current  |  | I <sub>OUT</sub> = 150 mA   |          | 550                  | 750                   | μA            |  |
| I <sub>SHDN</sub>                   | Shutdown current (I <sub>GND</sub> )  |  | $V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5$  |          | 0.02                 | 1                     | μA            |  |
| I <sub>FB</sub>                     | FB pin current (TPS   | 573101)                                    |   |          | 0.1                  | 0.475                 | μA            |  |
| PSRR                                | Power-supply reject   | ion ratio                                  | f = 100 Hz, I <sub>OUT</sub> = 150 mA   |          | 58                   |                       | dB            |  |
| FSKK                                | (ripple rejection)  |  | f = 10 kHz, I <sub>OUT</sub> = 150 mA   |          | 37                   |                       | uБ            |  |
| V                                   | Output noise voltag   | e  | C <sub>OUT</sub> = 10 μF, No C <sub>NR</sub>  |          | $27 \times V_{OUT}$  |                       | \/            |  |
| $V_N$                               | BW = 10 Hz to 100   | kHz  | $C_{OUT} = 10 \ \mu F, \ C_{NR} = 0.01 \ \mu F$   |          | $8.5 \times V_{OUT}$ |                       | $\mu V_{RMS}$ |  |
| t <sub>STR</sub>                    | Startup time  |  | $V_{OUT} = 3 \text{ V}, R_L = 30\Omega$<br>$C_{OUT} = 1  \mu\text{F}, C_{NR} = 0.01  \mu\text{F}$ |          | 600                  |                       | μs            |  |
| V <sub>EN</sub> (HI)                | Enable high (enable   | ed)  |   | 1.7      |                      | V <sub>IN</sub>       | V             |  |
| V <sub>EN</sub> (LO)                | Enable low (shutdov   | wn)  |   | 0        |                      | 0.5                   | V             |  |
| I <sub>EN</sub> (HI)                | Enable pin current (  | enabled)                                   | V <sub>EN</sub> = 5.5 V   |          | 0.02                 | 0.1                   | μA            |  |
| <b>T</b>                            | Thormal abutdages   | romporaturo                                | Shutdown, Temperature increasing  |          | 160                  |                       | °C            |  |
| T <sub>SD</sub>                     | Thermal shutdown t  | lemperature                                | Reset, Temperature decreasing   |          | 140                  |                       | 10            |  |
| T <sub>A</sub>                      | Operating ambient t   | emperature                                 |   | -55      |                      | 125                   | °C            |  |

Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 1.7 V, whichever is greater.

 $V_{DO}$  is not measured for the TPS73115 ( $V_{O(nom)}$  = 1.5 V) and TPS731125 ( $V_{O(nom)}$  = 1.25 V) since minimum  $V_{IN}$  = 1.7 V. Fixed-voltage versions only; see the *Applications Infomation* section for more information.





A.  $T_j = \theta_{JA} \times W + T_A$  (at standard JESD 51 conditions)

Figure 1. Estimated Device Life at Elevated Temperatures Electromigration Fail Mode



#### **FUNCTIONAL BLOCK DIAGRAMS**




Figure 2. Fixed Voltage Version





Figure 3. Adjustable Voltage Version



SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

## **PIN ASSIGNMENTS**




#### **TERMINAL FUNCTIONS**


| TE   | RMINAL                    |   |
|------|---------------------------|---|
| NAME | SOT23<br>(DBV)<br>PIN NO. | DESCRIPTION   |
| IN   | 1                         | Unregulated input supply  |
| GND  | 2                         | Ground  |
| EN   | 3                         | Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the <i>Shutdown</i> section under <i>Application Information</i> for more details. EN can be connected to IN if not used. |
| NR   | 4                         | Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.  |
| FB   | 4                         | Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.   |
| OUT  | 5                         | Output of the regulator. There are no output capacitor requirements for stability.  |




#### TYPICAL CHARACTERISTICS

For all voltage versions at  $T_{J}$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted







**DROPOUT VOLTAGE vs OUTPUT CURRENT** 



**DROPOUT VOLTAGE vs TEMPERATURE** 



#### **OUTPUT VOLTAGE ACCURACY HISTOGRAM**



**OUTPUT VOLTAGE DRIFT HISTOGRAM** 





Figure 9.



## TYPICAL CHARACTERISTICS (continued)

For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu F$ , unless otherwise noted







Figure 11.





GROUND PIN CURRENT IN SHUTDOWN VS TEMPERATURE





Figure 12.



**CURRENT LIMIT vs TEMPERATURE** 




Figure 15.



## TYPICAL CHARACTERISTICS (continued)

For all voltage versions at  $T_J$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted




Figure 16.




Figure 17.






Figure 18.






RMS NOISE VOLTAGE vs CNR 140  $V_{OUT} = 5.0V$ 120 100 V<sub>N</sub> (RMS) 80 60 <sub>OUT</sub> = 1.5V 20  $C_{OUT} = 0\mu F$ 10Hz < Frequency < 100kH 0 10p 100p 1n 10n 1p  $C_{NR}(F)$ 

Figure 21.



### **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_{J}$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted




SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007



## **TYPICAL CHARACTERISTICS (continued)**

For all voltage versions at  $T_{J}$ = 25°C,  $V_{IN}$  =  $V_{OUT(nom)}$  + 0.5 V,  $I_{OUT}$  = 10 mA,  $V_{EN}$  = 1.7 V, and  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise noted







Figure 28. TPS73101

 $\begin{tabular}{c|c} LOAD TRANSIENT, ADJUSTABLE VERSION \\ \hline $C_{FB} = 10nF \\ R_1 = 39.2k\Omega \\ \hline \\ 50mV/div \\ \hline \end{tabular} V_{OUT} \\ \hline \\ \hline \\ 50mV/div \\ \hline \end{tabular} V_{OUT}$ 

 $25\mu s/div$  Figure 30.

10mA



5μs/div Figure 31.

 $V_{IN}$ 



#### APPLICATION INFORMATION

The TPS731xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS731xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 32 shows the basic circuit connections for the fixed voltage models. Figure 33 gives the connections for the adjustable output version (TPS73101).




Figure 32. Typical Application Circuit for Fixed-Voltage Versions




Figure 33. Typical Application Circuit for Adjustable-Voltage Versions

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 33. Sample resistor values for common output voltages are shown in Figure 3. For the best accuracy, make the parallel combination of  $R_1$  and  $R_2$  approximately 19  $k\Omega.$ 

# INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1  $\mu$ F to 1  $\mu$ F low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS731xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where  $V_{\text{IN}}-V_{\text{OUT}}<0.5~\text{V}$  and multiple low ESR capacitors are in parallel, ringing may occur when the product of  $C_{\text{OUT}}$  and total ESR drops below 50 n $\Omega\text{F}$ . Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

#### **OUTPUT NOISE**

A precision band-gap reference is used to generate the internal reference voltage,  $V_{REF}$ . This reference is the dominant noise source within the TPS731xx and it generates approximately 32  $\mu V_{RMS}$  (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
 (1)

Since the value of  $V_{\text{REF}}$  is 1.2 V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C<sub>NR</sub>.

An internal 27 k $\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor,  $C_{NR}$ , is connected from NR to ground. For  $C_{NR} = 10$  nF, the total noise in the 10 Hz to 100 kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for  $C_{NR} = 10nF$ .

# TPS73101-EP, TPS73115-EP TPS731125-EP, TPS73118-EP, TPS73125-EP, TPS73130-EP TPS73132-EP, TPS73133-EP, TPS73150-EP

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007



This noise reduction effect is shown as RMS Noise Voltage vs  $C_{NR}$  in the Typical Characteristics section.

The TPS73101 adjustable version does not have the noise-reduction pin available. However, connecting a feedback capacitor,  $C_{FB}$ , from the output to the FB pin reduces output noise and improves load transient performance.

The TPS731xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{\text{OUT}}.$  The charge pump generates ~250  $\mu V$  of switching noise at ~4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{\text{OUT}}$  and  $C_{\text{OUT}}.$ 

# BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### INTERNAL CURRENT LIMIT

The TPS731xx internal current limit helps protect the regulator during fault conditions. Foldback current helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5 V. See Figure 12 in the **Typical Characteristics** section for a graph of  $I_{OUT}$  vs  $V_{OUT}$ .

#### **SHUTDOWN**

The Enable pin is active high and is compatible with standard TTL-CMOS levels.  $V_{EN}$  below 0.5 V (max) turns the regulator off and drops the ground pin current to approximately 10 nA. When shutdown capability is not required, the Enable pin can be connected to  $V_{IN}$ . When a pullup resistor is used and operation down to 1.8 V is required, use pullup resistor values below 50 k $\Omega$ .

#### DROPOUT VOLTAGE

The TPS731xx uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{\text{IN}}-V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{\text{DS-ON}}$  of the NMOS pass element.

For large step changes in load current, the TPS731xx requires a larger voltage drop across it to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of  $V_{\text{IN}}-V_{\text{OUT}}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{\text{IN}}$  to  $V_{\text{OUT}}$  voltage drop). Under worst-case conditions (full-scale instantaneous load change with ( $V_{\text{IN}}-V_{\text{OUT}}$ ) close to dc dropout levels), the TPS731xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

#### TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1  $\mu F)$  from the output pin to ground reduces undershoot magnitude but increases duration. In the adjustable version, the addition of a capacitor,  $C_{FB}$ , from the output to the adjust pin also improves the transient response.

The TPS731xx does not have active pulldown when the output is overvoltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor  $C_{\text{OUT}}$  and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
 (4)

# TPS73101-EP, TPS73115-EP TPS731125-EP, TPS73118-EP, TPS73125-EP, TPS73130-EP TPS73132-EP, TPS73133-EP, TPS73150-EP

SGLS347A-JUNE 2006-REVISED SEPTEMBER 2007

(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$
 (5)

#### REVERSE CURRENT

The NMOS pass element of the TPS731xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the enable pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the enable pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There is additional current flowing into the OUT pin due to the  $80\text{-k}\Omega$  internal resistor divider to ground (see Figure 2 and Figure 3).

For the TPS73101, reverse current may flow when  $V_{\text{FB}}$  is more than 1 V above  $V_{\text{IN}}$ .

#### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least

35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS731xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS731xx into thermal shutdown will degrade device reliability.

#### **POWER DISSIPATION**

The ability to remove heat from the die is different for presenting different each package type, considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low-K and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper increases effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

Power dissipation can be minimized by using the lowest possible input voltage necessary to ensure the required output voltage.

#### **Package Mounting**

Solder pad footprint recommendations for the TPS731xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (AB-132), available from the Texas Instruments web site at www.ti.com.

www.ti.com

11-Nov-2025

## **PACKAGING INFORMATION**

| Orderable part number | Status | Material type | Package   Pins   | Package qty   Carrier | <b>RoHS</b> (3) | Lead finish/<br>Ball material | MSL rating/<br>Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| TPS73101MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKAM             |
| TPS73101MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKAM             |
| TPS731125MDBVREP      | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PMMM             |
| TPS731125MDBVREP.A    | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PMMM             |
| TPS73115MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKBM             |
| TPS73115MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKBM             |
| TPS73118MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKCM             |
| TPS73118MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKCM             |
| TPS73125MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKDM             |
| TPS73125MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKDM             |
| TPS73130MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKEM             |
| TPS73130MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKEM             |
| TPS73132MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKFM             |
| TPS73132MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKFM             |
| TPS73133MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKHM             |
| TPS73133MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKHM             |
| TPS73150MDBVREP       | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKIM             |
| TPS73150MDBVREP.A     | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKIM             |
| V62/06652-01XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKAM             |
| V62/06652-02XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKBM             |
| V62/06652-03XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKCM             |
| V62/06652-04XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKDM             |
| V62/06652-05XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKEM             |
| V62/06652-06XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKFM             |
| V62/06652-07XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKHM             |
| V62/06652-08XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PKIM             |
| V62/06652-09XE        | Active | Production    | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes             | NIPDAU                        | Level-1-260C-UNLIM         | -55 to 125   | PMMM             |

<sup>(1)</sup> Status: For more details on status, see our product life cycle.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


# TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device           | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS73101MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS731125MDBVREP | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73115MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73118MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73125MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73130MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73132MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73133MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS73150MDBVREP  | SOT-23          | DBV                | 5 | 3000 | 179.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |

www.ti.com 5-Jan-2021



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS73101MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS731125MDBVREP | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73115MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73118MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73125MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73130MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73132MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73133MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |
| TPS73150MDBVREP  | SOT-23       | DBV             | 5    | 3000 | 200.0       | 183.0      | 25.0        |



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025