











TPS6283810

SLVSEX7-DECEMBER 2018

TPS6283810, Tiny 6-pin 3-A Step-Down Converter in 1.2-mm x 0.8-mm WCSP


Features

- DCS-Control™ Topology
- 1-V Fixed Output Voltage, with 1% Accuracy
- $26m\Omega$ and $26m\Omega$ Internal Power MOSFETs
- 2.4-V to 5.5-V Input Voltage Range
- 4-μA Operating Quiescent Current
- 3.5-MHz Switching Frequency
- Power Save Mode for Light Load Efficiency
- Active Output Discharge
- **Power Good Output**
- Thermal Shutdown Protection
- **Hiccup Short-Circuit Protection**
- Available in 0.8 x 1.2 x 0.5-mm 6-Pin WCSP
- Create a Custom Design Using the TPS6283810 With the WEBENCH® Power Designer

Applications

- Consumer Wireless Modules
- Wearable Products
- **Smart Phones**
- **Optical Modules**

Typical Application Schematic



3 Description

The device is a high-frequency synchronous stepdown converter optimized for small solution size and high efficiency. With an input voltage range of 2.4 V to 5.5 V, common battery technologies are supported. At medium to heavy loads, the converter operates in PWM mode and automatically enters Power Save Mode operation at light load to maintain high efficiency over the entire load current range. The 3.5-MHz switching frequency allows the device to use small external components. Together with its DCScontrol architecture, excellent load performance and output voltage regulation accuracy are achieved. Other features like over current protection, thermal shutdown protection, active output discharge and power good are built-in. The device is available in a 6-pin WCSP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS6283810	YFP (6)	1.2mm x 0.8mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1	Features 1	8 Applica	tion and Implementation	10
2	Applications 1	8.1 App	olication Information	10
3	Description 1	8.2 Typ	pical Application	10
4	Revision History2	9 Power S	Supply Recommendations	15
5	Pin Configuration and Functions3	10 Layout.		18
6	Specifications4	10.1 La	ayout Guidelines	18
	6.1 Absolute Maximum Ratings 4	10.2 La	ayout Example	1
	6.2 ESD Ratings	10.3 Th	nermal Considerations	1
	6.3 Recommended Operating Conditions	11 Device	and Documentation Support	16
	6.4 Thermal Information	11.1 De	evice Support	10
	6.5 ELECTRICAL CHARACTERISTICS 4	11.2 Do	ocumentation Support	10
	6.6 Typical Characteristics6	11.3 Co	ommunity Resources	10
7	Detailed Description 7	11.4 Tr	ademarks	10
-	7.1 Overview	11.5 El	ectrostatic Discharge Caution	10
	7.2 Functional Block Diagram	11.6 GI	lossary	10
	7.3 Feature Description	12 Mechan	nical, Packaging, and Orderable	
	7.4 Device Functional Modes	Informa	tion	1


4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2018	*	Initial release



5 Pin Configuration and Functions





Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
EN	A1	I	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. Do not leave floating.		
PG	B1	0	Power good open drain output pin. The pull-up resistor can be connected to voltages up to 5.5 V. If unused, leave it floating.		
FB	C1	I	Feedback pin. For the fixed output voltage versions, this pin must be connected to the output.		
GND	C2		Ground pin.		
SW	B2	PWR	Switch pin of the power stage.		
VIN	A2	PWR	Input voltage pin.		

Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
	VIN, FB, EN, PG	-0.3	6	
Voltage at Dina(2)	SW (DC)	-0.3	$V_{IN} + 0.3$	V
Voltage at Pins ⁽²⁾	SW (DC, in current limit)	-1.0	$V_{IN} + 0.3$	V
	SW (AC, less than 10ns) ⁽³⁾	-2.5	10	
Tomporoturo	Operating Junction, T _J	-40	150	°C
Temperature	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V	Flootrootatia diaaharaa	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage range	2.4	5.5	V
V _{OUT}	Output voltage range	0.6	4	V
I _{OUT}	Output current range ⁽¹⁾	0	3	Α
I _{SINK_PG}	Sink current at PG pin		1	mA
V_{PG}	Pull-up resistor voltage		5.5	V
TJ	Operating junction temperature	-40	125	°C

⁽¹⁾ Lifetime is reduced when operating continuously at $I_{OUT} = 3$ A and the junction temperature ≥ 105 °C.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS6283810 YFP (6-PINS), JEDEC	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	141.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	47.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	47.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 ELECTRICAL CHARACTERISTICS

Submit Documentation Feedback

 T_J = -40 °C to 125 °C, and V_{IN} = 2.4 V to 5.5 V. Typical values are at T_J = 25 °C and V_{IN} = 5 V , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	'					
I_Q	Quiescent current	EN = High, no load, device not switching		4	10	μΑ
I _{SD}	Shutdown current	EN = Low, $T_J = -40^{\circ}C$ to $85^{\circ}C$		0.05	0.5	μΑ

Product Folder Links: TPS6283810

⁽³⁾ While switching

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.


ELECTRICAL CHARACTERISTICS (continued)

 T_J = -40 °C to 125 °C, and V_{IN} = 2.4 V to 5.5 V. Typical values are at T_J = 25 °C and V_{IN} = 5 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Under voltage lock out threshold	V _{IN} falling	2.1	2.2	2.3	V
V_{UVLO}	Under voltage lock out hysteresis	V _{IN} rising		160		mV
+	Thermal shutdown threshold	T _J rising		150		°C
T_{JSD}	Thermal shutdown hysteresis	T _J falling		20		°C
LOGIC	INTERFACE EN					
V _{IH}	High-level threshold voltage		1.0			V
V_{IL}	Low-level threshold voltage				0.4	V
I _{EN,LKG}	Input leakage current into EN pin			0.01	0.1	μΑ
SOFT S	TART, POWER GOOD					
t _{SS}	Soft start time	Time from EN high to 95% of V _{OUT} nominal		1.25		ms
	Davier wood lawer through old	V _{PG} rising, V _{FB} referenced to V _{OUT} nominal	94	96	98	%
V	Power good lower threshold	V _{PG} falling, V _{FB} referenced to V _{OUT} nominal	90	92	94	%
V_{PG}	Davis and was at three hold	V _{PG} rising, V _{FB} referenced to V _{OUT} nominal	103	105	107	%
	Power good upper threshold	V _{PG} falling, V _{FB} referenced to V _{OUT} nominal	108	110	112	%
$V_{PG,OL}$	Low-level output voltage	I _{sink} = 1 mA			0.4	V
$I_{PG,LKG}$	Input leakage current into PG pin	V _{PG} = 5.0 V		0.01	0.1	μΑ
OUTPU'	т					
V_{OUT}	Output voltage accuracy	TPS6283810, PWM mode	0.990	1.0	1.010	V
R _{FB}	Internal resistor divider connected to FB pin			7.5		МΩ
I _{DIS}	Output discharge current	V _{SW} = 0.4V; EN = LOW	75	400		mA
POWER SWITCH						
٥	High-side FET on-resistance			26		mΩ
R _{DS(on)}	Low-side FET on-resistance			26		mΩ
I _{LIM}	High-side FET switch current limit		3.6	4.3	5.0	Α
f _{SW}	PWM switching frequency	I _{OUT} = 1 A, V _{OUT} = 1.0 V		3.5		MHz

TEXAS INSTRUMENTS

6.6 Typical Characteristics



7 Detailed Description


7.1 Overview

www.ti.com

The synchronous step-down converter adopts a DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 3.5 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC current consumption to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PFM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Power Save Mode

As the load current decreases, the device enters Power Save Mode (PSM) operation. The power save mode occurs when the inductor current becomes discontinuous. PSM is based on a fixed on-time architecture and the switching frequency in PSM is reduced, as related in Equation 1.

Product Folder Links: TPS6283810

Submit Documentation Feedback

TEXAS INSTRUMENTS

Feature Description (continued)

$$\begin{split} t_{ON} &= 250ns \times \frac{V_{OUT}}{V_{IN}} \\ f_{PSM} &= \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}} \end{split}$$

(1)

(2)

In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor or inductor value.

When the device operates close to 100% duty cycle mode, the device can't enter Power Save Mode regardless of the load current if the input voltage decreases to typically 10% above the output voltage. The device maintains output regulation in PWM mode.

7.3.2 100% Duty Cycle Low Dropout Operation

The devices offer low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{IN,MIN} = V_{OUT} + I_{OUT,MAX} \times (R_{DS(on)} + R_L)$$

where

- V_{IN,MIN} = Minimum input voltage to maintain an output voltage
- I_{OUT,MAX} = Maximum output current
- R_{DS(on)} = High-side FET ON-resistance
- R₁ = Inductor ohmic resistance (DCR)

7.3.3 Soft Start

After enabling the device, there is a 250-µs delay before switching starts. Then, an internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during the startup time of 1 ms. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The device is able to start into a pre-biased output capacitor. It starts with the applied bias voltage and ramps the output voltage to its nominal value.

7.3.4 Switch Current Limit and HICCUP Short-Circuit Protection

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I_{LIM}, the high-side MOSFET is turned off and the low-side MOSFET remains off, while the inductor current flows through its body diode and quickly ramps down.

When this switch current limits is triggered 32 times, the device stops switching. The device then automatically starts a new start-up after a typical delay time of 128 µs has passed. This is named HICCUP short-circuit protection. The device repeats this mode until the high load condition disappears.

7.3.5 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V_{UVLO} .

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

Feature Description (continued)

7.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops the power stage switching when the junction temperature exceeds T_{JSD} . When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically by switching the power stage again.

7.4 Device Functional Modes

7.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic High. Accordingly, shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 50 nA. In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal switch smoothly discharges the output through the SW pin in shutdown mode. Do not leave the EN pin floating.

The typical threshold value of the EN pin is 0.89 V for rising input signal, and 0.62 V for falling input signal.

7.4.2 Power Good

The device has a power good output. The PG pin goes high impedance once the FB pin voltage is above 96% and less than 105% of the nominal voltage, and is driven low once the voltage falls below typically 92% or higher than 110% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

The PG rising edge has a 100-µs blanking time and the PG falling edge has a deglitch delay of 20 µs.

LOGIC STATUS DEVICE CONDITIONS HIGH IMPEDANCE LOW $EN = High, V_{FB} \ge 96\%$ of Nominal Value EN = High, V_{FB} ≤ 92% of Nominal Value Enable EN = High, V_{FB} ≤ 105% of Nominal Value $\sqrt{}$ EN = High, V_{FB} ≥ 110% of Nominal Value $\sqrt{}$ Shutdown V EN = LowThermal Shutdown $\sqrt{}$ $T_J > T_{JSD}$ **UVLO** $0.7~\mathrm{V} < \mathrm{V}_{\mathrm{IN}} < \mathrm{V}_{\mathrm{UVLO}}$ $\sqrt{}$ Power Supply Removal $V_{IN} < 0.7 V$

Table 1. PG Pin Logic

SLVSEX7 – DECEMBER 2018 www.ti.com

TEXAS INSTRUMENTS

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

8.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

Figure 5. Typical Application of Fixed Output

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.4 V to 5.5 V
Output voltage	1.0 V
Maximum peak output current	3 A

Table 3 lists the components used for the example.

Table 3. List of Components of Figure 5

REFERENCE	DESCRIPTION	MANUFACTURER (1)
C1	4.7 μF, Ceramic capacitor, 6.3 V, X7R, size 0603, JMK107BB7475MA	Taiyo Yuden
C2, C3	10 μF, Ceramic capacitor, 10 V, X7R, size 0603, GRM188Z71A106MA73D	Murata
L1	0.24 μH, Power Inductor, size 0603, DFE160810S-R24M (DFE18SANR24MG0)	Murata
R3	100 kΩ, Chip resistor, 1/16 W, 1%, size 0603	Std

(1) See Third-party Products disclaimer.

Table 4. List of Components of Figure 5, Smallest Solution

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
C1, C2, C3	10 μF, Ceramic capacitor, 6.3 V, X5R, size 0402, GRM155R60J106ME47	Murata
L1	0.24 μH, Power Inductor, size 0603, DFE160810S-R24M (DFE18SANR24MG0)	Murata
R3	100 kΩ, Chip resistor, 1/16 W, size 0402	Std

(1) See Third-party Products disclaimer.

www.ti.com SLVSEX7 – DECEMBER 2018

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify this process, Table 5 outlines possible inductor and capacitor value combinations for most applications. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

Table 5. Matrix of Output Capacitor and Inductor Combinations

NOMINAL L [µH] ⁽¹⁾	NOMINAL C _{OUT} [μF] ⁽²⁾							
NOMINAL L [µH]	10	2 x 10 or 1 x 22	47	100				
0.24	+	+(3)	+					
0.33	+	+	+					
0.47								

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) This LC combination is the standard value and recommended for most applications.

8.2.2.3 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 3 is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where

- I_{OUT,MAX} = Maximum output current
- ΔI_1 = Inductor current ripple
- f_{SW} = Switching frequency
- L = Inductor value

(3)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than $I_{L,MAX}$. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor. Table 6 lists recommended inductors.

Copyright © 2018, Texas Instruments Incorporated

Inductance [µH]	Current Rating [A]	Dimensions [L x W x H mm]	DC Resistance [m Ω]	Part Number
0.24	4.9	1.6 x 0.8 x 1.0	30	Murata, DFE160810S-R24M (DFE18SANR24MG0)
0.24	6.5	2.0 x 1.2 x 1.0	25	Murata, DFE201210U-R24M
0.24	4.9	1.6 x 0.8 x 0.8	22	Cyntec, HTEH16080H-R24MSR
0.25	9.7	4.0 x 4.0 x 1.2	7.64	Coilcraft, XFL4012-251ME
0.24	3.5	2.0 x 1.6 x 0.6	35	Wurth Electronics, 74479977124
0.24	3.5	2.0 x 1.6 x 0.6	35	Sunlord, MPM201606SR24M

⁽¹⁾ See Third-party Products disclaimer.


8.2.2.4 Capacitor Selection

The input capacitor is the low-impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications, 4.7 μ F is sufficient, though a larger value reduces input current ripple.

The architecture of the device allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is 2 x 10 μ F or 1 x 22 μ F; this capacitance can vary over a wide range as outline in the output filter selection table.

8.2.3 Application Curves


 $V_{IN} = 5.0 \text{ V}$, $V_{OUT} = 1.0 \text{ V}$, $T_A = 25 \, {}^{\circ}\text{C}$, BOM = Table 3, unless otherwise noted.



Submit Documentation Feedback




 $V_{IN} = 5.0 \text{ V}$, $V_{OUT} = 1.0 \text{ V}$, $T_A = 25 \, {}^{\circ}\text{C}$, BOM = Table 3, unless otherwise noted.



SLVSEX7 – DECEMBER 2018 www.ti.com



 V_{IN} = 5.0 V, V_{OUT} = 1.0 V, T_A = 25 °C, BOM = Table 3, unless otherwise noted.



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.4 V to 5.5 V. Ensure that the input power supply has a sufficient current rating for the application.

10 Layout

10.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the device. See and Figure 15 for the recommended PCB layout.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the
 power traces short. Routing these power traces direct and wide results in low trace resistance and low
 parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB is a signal trace. Special care should be taken to avoid noise being
 induced. Keep these traces away from SW nodes. The connection of the output voltage trace for the FB
 resistors should be made at the output capacitor.
- Refer to and Figure 15 for an example of component placement, routing and thermal design.

10.2 Layout Example




Figure 15. PCB Layout of Fixed Output Voltage Application

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, SZZA017 and SPRA953.

Copyright © 2018, Texas Instruments Incorporated

TEXAS INSTRUMENTS

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Documentation Support

11.2.1 Development Support

11.2.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2.2 Related Documentation

For related documentation, see the following:

- Thermal Characteristics Application Note, SZZA017
- Thermal Characteristics Application Note, SPRA953

11.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

DCS-Control, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Submit Documentation Feedback



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2018, Texas Instruments Incorporated

Submit Documentation Feedback




YFP0006-C01



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




SLVSEX7 - DECEMBER 2018 www.ti.com

EXAMPLE BOARD LAYOUT

YFP0006-C01

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).






EXAMPLE STENCIL DESIGN

YFP0006-C01

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS6283810YFPR	Active	Production	DSBGA (YFP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1DU
TPS6283810YFPR.A	Active	Production	DSBGA (YFP) 6	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1DU
TPS6283810YFPT	Active	Production	DSBGA (YFP) 6	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1DU
TPS6283810YFPT.A	Active	Production	DSBGA (YFP) 6	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1DU

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Feb-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6283810YFPR	DSBGA	YFP	6	3000	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1
TPS6283810YFPT	DSBGA	YFP	6	250	180.0	8.4	0.9	1.3	0.62	4.0	8.0	Q1

www.ti.com 5-Feb-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6283810YFPR	DSBGA	YFP	6	3000	182.0	182.0	20.0
TPS6283810YFPT	DSBGA	YFP	6	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025