

TPS55288-Q1 SLVSFQ7A - DECEMBER 2020 - REVISED DECEMBER 2021

# TPS55288-Q1 36-V, 16-A Buck-boost Converter with I<sup>2</sup>C Interface

#### 1 Features

- AEC-Q100 qualified:
  - Device temperature grade 1: –40°C to +125°C ambient operating temperature range
- · Programmable power supply (PPS) support for USB power delivery (USB PD)
  - Wide input voltage range: 2.7 V to 36 V
  - Programmable output voltage range: 0.8 V to 22 V with 20-mV step
  - ±1% reference voltage accuracy
  - Adjustable output voltage compensation for voltage droop over the cable
  - Programmable output current limit up to 6.35 A with 50-mA step
  - ±5% accurate output current monitoring
  - I<sup>2</sup>C interface
- High efficiency over entire load range
  - 97% efficiency at  $V_{IN}$  = 12 V,  $V_{OUT}$  = 20 V and  $I_{OUT} = 3 A$
  - Programmable PFM and FPWM mode at light
- Avoid frequency interference and crosstalk
  - Optional clock synchronization
  - Programmable switching frequency from 200 kHz to 2.2 MHz
- EMI mitigation
  - Optional programmable spread spectrum
  - Lead-less package
- Rich protection features
  - Output overvoltage protection
  - Hiccup mode for output short-circuit protection
  - Thermal shutdown protection
  - Programmable average inductor current limit up to 16 A
- Small solution size
  - Maximum switching frequency up to 2.2 MHz
  - 4.0-mm × 3.5-mm HotRod™ QFN package with wettable flank option
- Create a custom design using the TPS55288-Q1 with the WEBENCH® Power Designer

## 2 Applications

- **USB PD**
- Automotive infotainment and cluster
- Car charger

## 3 Description

The TPS55288-Q1 is a synchronous four-switch buckboost converter capable of regulating the output voltage at, above, or below the input voltage. The TPS55288-Q1 operates over 2.7-V to 36-V wide input voltage and is capable of outputing 0.8-V to 22-V voltage to support a variety of applications.

The TPS55288-Q1 integrates two 16-A MOSFETs of the boost leg to balance the solution size and efficiency. With the programmable output voltage and output current limit through I<sup>2</sup>C interface, the TPS55288-Q1 is fully compliant to the USB PD specification. The TPS55288-Q1 is capable of delivering 100 W from 12-V input voltage.

The TPS55288-Q1 employs an average currentmode control scheme. The switching frequency is programmable from 200 kHz to 2.2 MHz by an external resistor and can be synchronized to an external clock. The TPS55288-Q1 also provides optional spread spectrum to minimize peak EMI.


TPS55288-Q1 offers output over-voltage protection, average inductor current limit, cycle-bycycle peak current limit and output short circuit protection. The TPS55288-Q1 also ensures safe operating with optional output current limit and hiccupmode protection in sustained overload conditions.

The TPS55288-Q1 can use a small inductor and small capacitors with high switching frequency. It is available in a 4.0-mm × 3.5-mm QFN package.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE
TPS55288-Q1	VQFN-HR	4.00 mm × 3.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Typical Application Circuit** 



## **Table of Contents**

1 Features	1	7.5 Programming	<u>2</u> 3
2 Applications		7.6 Register Maps	<mark>2</mark> 7
3 Description		8 Application and Implementation	
4 Revision History		8.1 Application Information	
5 Pin Configuration and Functions	3	8.2 Typical Application	
6 Specifications	<u>5</u>	9 Power Supply Recommendations	45
6.1 Absolute Maximum Ratings	<u>5</u>	10 Layout	
6.2 ESD Ratings		10.1 Layout Guidelines	
6.3 Recommended Operating Conditions	5	10.2 Layout Example	46
6.4 Thermal Information	6	11 Device and Documentation Support	
6.5 Electrical Characteristics	6	11.1 Device Support	47
6.6 I <sup>2</sup> C Timing Characteristics	9	11.2 Receiving Notification of Documentation U	Jpdates <mark>47</mark>
6.7 Typical Characteristics	11	11.3 Support Resources	47
7 Detailed Description		11.4 Trademarks	
7.1 Overview	15	11.5 Electrostatic Discharge Caution	47
7.2 Functional Block Diagram	16	11.6 Glossary	47
7.3 Feature Description	16	12 Mechanical, Packaging, and Orderable	
	23	Information	48

## 4 Revision History

C	hanges from Revision * (December 2020) to Revision A (December 2021)	Page
•	Added wettable flank option	•



## **5 Pin Configuration and Functions**




Figure 5-1. 26-pin VQFN-HR, RPM Package (Transparent Top View)

**Table 5-1. Pin Functions** 

	PIN	I/O	DESCRIPTION
NO.	NAME	1,0	DESCRIPTION
1	DR1L	0	Gate driver output for low-side MOSFET in buck side
2	DR1H	0	Gate driver output for high-side MOSFET in buck side
3	VIN	PWR	Input power supply for the IC
4	EN/UVLO	I	Enable logic input and programmable input voltage undervoltage lockout (UVLO) input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode. After the voltage at the EN/UVLO pin is above the logic high voltage of 1.15 V, this pin acts as programmable UVLO input with 1.23-V internal reference.
5	SCL	I	Clock of I <sup>2</sup> C interface
6	SDA	I/O	Data of I <sup>2</sup> C interface
7	DITH/SYNC	ı	Dithering frequency setting and synchronous clock input. Use a capacitor between this pin and ground to set the dithering frequency. When this pin is short to ground or pulled above 1.2 V, there is no dithering function. An external clock can be applied at this pin to synchronize the switching frequency.
8	FSW	0	The switching frequency is programmed by a resistor between this pin and the AGND pin.
9, 24	PGND	PWR	Power ground of the IC. It is connected to the source of the low-side MOSFET.
10	AGND	PWR	Signal ground of the IC
11, 26	VOUT	PWR	Output of the buck-boost converter
12	ISP	I	Positive input of the current sense amplifier. An optional current sense resistor connected between the ISP pin and the ISN pin can limit the output current. If the sensed voltage reaches the current limit setting value in the register, a slow constant current control loop becomes active and starts to regulate the voltage between the ISP pin and the ISN pin. Connecting the ISP pin and the ISN pin together with the VOUT pin can disable the output current limit function.



## **Table 5-1. Pin Functions (continued)**

	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
13	ISN	ı	Negative input of the current sense amplifier. An optional current sense resistor connected between the ISP pin and the ISN pin can limit the output current. If the sensed voltage reaches the current limit setting value in the register, a slow constant current control loop becomes active and starts to regulate the voltage between the ISP pin and the ISN pin. Connecting the ISP pin and the ISN pin together with the VOUT pin can disable the output current limit function.
14	FB/ĪNT	I/O	When the device is set to use external output voltage feedback, connect to the center tap of a resistor divider to program the output voltage. When the device is set to use internal feedback, this pin is a fault indicator output. When there is an internal fault happening, this pin outputs logic low level.
15	MODE	I	Set the operation modes of the TPS55288-Q1 by a resistor between this pin and AGND to select PFM mode, forced PWM mode in light load condition to select the internal LDO, or external 5 V for VCC, and to select different I <sup>2</sup> C address.
16	CDC	0	Voltage output proportional to the sensed voltage between the ISP pin and the ISN pin. Use a resistor between this pin and AGND to increase the output voltage to compensate voltage droop across the cable caused by the cable resistance.
17	ILIM	0	Average inductor current limit setting pin. Connect an external resistor between this pin and the AGND pin.
18	COMP	I	Output of the internal error amplifier. Connect the loop compensation network between this pin and the AGND pin.
19	VCC	0	Output of the internal regulator. A ceramic capacitor of more than 4.7 µF is required between this pin and the AGND pin.
20	воот2	0	Power supply for high-side MOSFET gate driver in boost side. A ceramic capacitor of 0.1 $\mu$ F must be connected between this pin and the SW2 pin.
21, 25	SW2	I	The switching node pin of the boost side. It is connected to the drain of the internal low-side power MOSFET and the source of internal high-side power MOSFET.
22	BOOT1	I	Power supply for high-side MOSFET gate driver in buck side. A ceramic capacitor of 0.1 $\mu$ F must be connected between this pin and the SW1 pin.
23	SW1	I	The switching node pin of the buck side. It is connected to the drain of the external low-side power MOSFET and the source of external high-side power MOSFET.

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

1 3	,	MIN	MAX	UNIT
	VIN, SW1	-0.3	40	V
	DRH1, BOOT1	SW1-0.3	SW1+6	V
	VCC, DRL1, SCL, SDA, ILIM, FSW, COMP, FB/INT, MODE, CDC, DITH/SYNC	-0.3	6	V
Voltage range	VOUT, SW2, ISP, ISN	-0.3	25	V
at terminals <sup>(2)</sup>	ISP, ISN	VOUT-6	VOUT+6	V
	EN	-0.3	20	V
	BOOT2	SW2-0.3	SW2+6	V
	DRL1, SCL, SDA, ILIM, FSW, COMP, FB/INT, MODE, CDC, DITH/SYNC	-0.3	VCC+0.3	V
TJ	Operating Junction, T <sub>J</sub> <sup>(3)</sup>	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.2 ESD Ratings

			VALUE	UNIT
V (1)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(2)</sup>	±2000	V
V <sub>(ESD)</sub> (1)	Electrostatic discriarge	Charged-device model (CDM), per AEC Q100-011, all pins <sup>(3)</sup>	±500	'
V <sub>(ESD)</sub> (1)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011, corner pins <sup>(3)</sup>	±750	V

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.7		36	V
V <sub>OUT</sub>	Output voltage range	0.8		22	V
L	Effective inductance range	0.7	4.7	13	μΗ
C <sub>IN</sub>	Effective input capacitance range	4.7	22		μF
C <sub>OUT</sub>	Effective output capacitance range	10	100	1000	μF
$T_J$	Operating junction temperature	-40		150	°C

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



## **6.4 Thermal Information**

		TPS55288-Q1	TPS55288-Q1	
	THERMAL METRIC <sup>(1)</sup>	VQFN-HR (RPM)-26 PINS	VQFN-HR (RPM)-26 PINS	UNIT
		Standard	EVM <sup>(2)</sup>	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.5	25.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	23.8	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.8	N/A	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.5	0.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	12.7	11.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.8	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY				'	
V <sub>IN</sub>	Input voltage range		2.7		36	V
V	Under voltage lockout threshold	V <sub>IN</sub> rising	2.8	2.9	3.0	V
$V_{VIN\_UVLO}$	Officer voltage lockout tiffeshold	V <sub>IN</sub> falling	2.6	2.65	2.7	V
1	Quiescent current into the VIN pin	IC enabled, no load, no switching. $V_{IN}$ = 3 V to 24 V, $V_{OUT}$ = 0.8 V, $V_{FB}$ = $V_{REF}$ + 0.1 V, $R_{FSW}$ = 100 k $\Omega$ , $T_J$ up to 125°C		760	860	μΑ
IQ	Quiescent current into the VOUT pin	IC enabled, no load, no switching, $V_{IN}$ = 2.9 V, $V_{OUT}$ = 3 V to 20 V, $V_{FB}$ = $V_{REF}$ + 0.1 V, $R_{FSW}$ = 100 k $\Omega$ , $T_J$ up to 125°C		760	860	μΑ
I <sub>SD</sub>	Shutdown current into the VIN pin	IC disabled, V <sub>IN</sub> = 2.9 V to 14 V, T <sub>J</sub> up to 125°C		6.8	10	μΑ
V <sub>CC</sub>	Internal regulator output	I <sub>VCC</sub> = 50 mA, V <sub>IN</sub> = 8 V, V <sub>OUT</sub> = 20 V	5.0	5.2	5.4	V
V	VCC dropout	V <sub>IN</sub> = 5.0 V, V <sub>OUT</sub> = 20 V, I <sub>VCC</sub> = 60 mA		200	320	mV
V <sub>CC_DO</sub>	VOC Gropout	V <sub>IN</sub> = 14 V, V <sub>OUT</sub> = 5.0 V, I <sub>VCC</sub> = 60 mA		110	170	mV
EN/UVLO						
V <sub>EN_H</sub>	EN Logic high threshold	V <sub>CC</sub> = 2.7 V to 5.5 V			1.15	V
V <sub>EN_L</sub>	EN Logic low threshold	V <sub>CC</sub> = 2.7 V to 5.5 V	0.4			V
V <sub>EN_HYS</sub>	Enable threshold hysteresis	V <sub>CC</sub> = 2.7 V to 5.5 V	0.05	0.12		V
$V_{\text{UVLO}}$	UVLO rising threshold at the EN/UVLO pin	V <sub>CC</sub> = 3.0 V to 5.5 V	1.20	1.23	1.26	V
V <sub>UVLO_HYS</sub>	UVLO threshold hysteresis	V <sub>CC</sub> = 3.0 V to 5.5 V	8	14	20	mV
I <sub>UVLO</sub>	Sourcing current at the EN/UVLO pin	V <sub>EN/UVLO</sub> = 1.3 V	4.5	5	5.5	μA
OUTPUT	·					
V <sub>OUT</sub>	Output voltage range		0.8		22	V
V <sub>OVP</sub>	Output overvoltage protection threshold		22.5	23.5	24.5	V
V <sub>OVP_HYS</sub>	Over voltage protection hysteresis			1		V
I <sub>FB_LKG</sub>	Leakage current at the FB pin	T <sub>J</sub> up to 125°C			100	nA
I <sub>VOUT_LKG</sub>	Leakage current into the VOUT pin	IC disabled, $V_{OUT}$ = 20 V, $V_{SW2}$ = 0 V, $T_J$ up to 125°C		1	20	μΑ

Product Folder Links: TPS55288-Q1

<sup>(2)</sup> Measured on TPS55288-Q1EVM-045, 4-layer, 2-oz/2-oz/2-oz/2-oz copper 112-mm×71-mm PCB.

## **6.5 Electrical Characteristics (continued)**

 $T_{J} = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = 12 \text{ V}$  and  $V_{OUT} = 20 \text{ V}$ . Typical values are at  $T_{J} = 25^{\circ}\text{C}$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DISCHG	Output discharge current	V <sub>OUT</sub> = 20 V, V <sub>CC</sub> = 5.2 V	40	100	170	mA
NTERNAL	REFERENCE DAC					
	Resolution of reference voltage DAC			10		bits
INL	Integral non-linearity		-4		4	LSB
DNL	Differential non-linearity		-1		2	LSB
		VOUT_FS=03h, REF=03C0h, V <sub>REF</sub> = 1.129 V	19.7	20	20.3	V
V <sub>OUT_FULL</sub>	Output voltage when V <sub>REF</sub> is set to	VOUT_FS=02h, REF=03C0h, V <sub>REF</sub> =1.129V	14.78	15	15.22	V
VOUT_FULL	1.129V	VOUT_FS=01h, REF=03C0h, V <sub>REF</sub> = 1.129 V	9.85	10	10.15	V
		VOUT_FS=00h, REF=03C0h, V <sub>REF</sub> = 1.129 V	4.93	5	5.07	V
		VOUT_FS=03h, REF=0000h, V <sub>REF</sub> = 45 mV	0.74	0.8	0.86	V
V <sub>OUT_</sub> ZERO	Output voltage when V <sub>REF</sub> is set to	VOUT_FS=02h, REF=0000h, V <sub>REF</sub> = 45 mV	0.56	0.6	0.64	V
	45mV	VOUT_FS=01h, REF=0000h, V <sub>REF</sub> = 45 mV	0.37	0.4	0.43	V
		VOUT_FS=00h, REF=0000h, V <sub>REF</sub> = 45 mV	0.18	0.2	0.22	V
REFERENC	E VOLTAGE		·	·		
	Reference voltage at the FB/INT pin when using external feedback	External feedback with REF=03C0h	1.117	1.129	1.141	V
\		External feedback with REF=02C6h	0.837	0.846	0.855	V
$V_{REF}$		External feedback with REF=019Ah	0.502	0.508	0.514	V
		External feedback with REF=00D2h	0.276	0.282	0.288	V
POWER SW	ТТСН					
D	Low-side MOSFET on resistance on boost side	V <sub>OUT</sub> = 20 V, V <sub>CC</sub> = 5.2 V		7.1		mΩ
$R_{DS(on)}$	High-side MOSFET on resistance on boost side	V <sub>OUT</sub> = 20 V, V <sub>CC</sub> = 5.2 V		7.6		mΩ
INTERNAL (	CLOCK					
•	Cuitabing fraguency	R <sub>FSW</sub> = 100 kΩ	180	200	220	kHz
f <sub>SW</sub>	Switching frequency	R <sub>FSW</sub> = 9.09 kΩ	2000	2200	2400	kHz
t <sub>OFF_min</sub>	Min. off time	Boost mode		100	145	ns
t <sub>ON_min</sub>	Min. on time	Buck mode		90	130	ns
V <sub>FSW</sub>	Voltage at the FSW pin		,	1		V
CURRENT L	IMIT				<u> </u>	
		$R_{ILIM}$ = 20 k $\Omega$ , $V_{IN}$ = 8 V, $V_{OUT}$ = 20 V, $f_{SW}$ = 400 kHz, FPWM	14	16.5	19	Α
l	Average inductor current limit	$R_{ILIM}$ = 20 k $\Omega$ , $V_{IN}$ = 8 V, $V_{OUT}$ = 20 V, $f_{SW}$ = 400 kHz, PFM	14	16.5	19	Α
I <sub>LIM_</sub> AVG	Average inductor current infint	$R_{ILIM}$ = 60 k $\Omega$ , $V_{IN}$ = 5 V, $V_{OUT}$ = 14 V, $f_{SW}$ = 2.2 MHz, FPWM	4	5.5		Α
		$R_{ILIM} = 60 \text{ k}\Omega, V_{IN} = 5 \text{ V}, V_{OUT} = 14 \text{ V},$ $f_{SW} = 2.2 \text{ MHz}, PFM$	4	5.5		Α



## **6.5 Electrical Characteristics (continued)**

 $T_{J} = -40^{\circ}\text{C}$  to 125°C,  $V_{IN} = 12 \text{ V}$  and  $V_{OUT} = 20 \text{ V}$ . Typical values are at  $T_{J} = 25^{\circ}\text{C}$ , unless otherwise noted.

Peak inductor current limit at high side	$R_{ILIM}$ = 20 k $\Omega$ , $V_{IN}$ = 8 V, $V_{OUT}$ = 20 V, $f_{SW}$ = 400 kHz, FPWM		25		Α
Peak inductor current limit at high side					
	$R_{ILIM}$ = 20 k $\Omega$ , $V_{IN}$ = 8 V, $V_{OUT}$ = 20 V, $f_{SW}$ = 400 kHz, PFM		25		Α
Voltage at the ILIM pin	VOUT = 3 V		0.6		V
Current loop regulation voltage	V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT Register = 11100100b	48	50	52	mV
between the ISP and ISN pins	V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT Register = 10111100b	28	30	32	mV
TAGE DROOP COMPENSATION	1	•		I	
V. II. 2000 :	$R_{CDC}$ = 20 kΩ or floating, $V_{ISP} - V_{ISN}$ = 50 mV	0.95	1	1.05	V
voltage at the CDC pin	$R_{CDC}$ = 20 kΩ or floating, $V_{ISP} - V_{ISN}$ = 2 mV		40	75	mV
	Internal output feedback, CDC[2:0]=111, V <sub>ISP</sub> – V <sub>ISN</sub> = 50 mV	650	700	750	mV
VOUT increase for cable droop compensation	Internal output feedback, CDC[2:0]=111, V <sub>ISP</sub> – V <sub>ISN</sub> = 2 mV		30	60	mV
	Internal output feedback, CDC[2:0]=001, V <sub>ISP</sub> - V <sub>ISN</sub> = 50 mV	70	100	130	mV
	Internal output feedback, CDC[2:0]=001, V <sub>ISP</sub> - V <sub>ISN</sub> = 10 mV		20	40	mV
FB/INT pin sinking current	External output feedback, R <sub>CDC</sub> = 20kΩ, V <sub>ISP</sub> – V <sub>ISN</sub> = 50 mV	7.23	7.5	7.87	μΑ
	External output feedback, R <sub>CDC</sub> = 20 kΩ, V <sub>ISP</sub> – V <sub>ISN</sub> = 0 mV		0.05	0.32	μΑ
	External output feedback, R <sub>CDC</sub> = floating, V <sub>ISP</sub> – V <sub>ISN</sub> = 50 mV		0	0.3	μA
LIFIER					
COMP pin sink current	$V_{FB} = V_{REF} + 400 \text{ mV}, V_{COMP} = 1.5 \text{ V}, V_{CC} = 5 \text{ V}$		20		μA
COMP pin source current	$V_{FB} = V_{REF} - 400 \text{ mV}, V_{COMP} = 1.5 \text{ V}, V_{CC} = 5 \text{ V}$		60		μA
High clamp voltage at the COMP pin			1.8		V
Low clamp voltage at the COMP pin			0.7		V
Error amplifier transconductance			190		μA/V
Soft-start time		3	4	5	ms
DRIVER	1				
Low-state voltage drop	V <sub>DR1H</sub> – V <sub>SW1</sub> , 100-mA sinking		0.1		V
High-state voltage drop	-		0.2		V
DRIVER					
Low-state voltage drop	100-mA sinking		0.1		V
High-state voltage drop	•		0.2		V
ECTRUM	00 DATE0				•
Dithering charge current	V <sub>DITH/SYNC</sub> = 1.0 V, R <sub>FSW</sub> = 49.9 kΩ, voltage rising from 0.85 V		2		μA
Billioning onlings current	voitage rising from 0.65 v				
Dithering discharge current	V <sub>DITH/SYNC</sub> = 1.0 V, R <sub>FSW</sub> = 49.9 kΩ, voltage falling from 1.15 V		2		μA
	Current loop regulation voltage between the ISP and ISN pins  FAGE DROOP COMPENSATION  Voltage at the CDC pin  VOUT increase for cable droop compensation  FB/INT pin sinking current  COMP pin sink current  COMP pin source current  High clamp voltage at the COMP pin Low clamp voltage at the COMP pin Error amplifier transconductance  Soft-start time  DRIVER  Low-state voltage drop  High-state voltage drop  PRIVER  Low-state voltage drop  High-state voltage drop	Current loop regulation voltage between the ISP and ISN pins   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11100100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11101100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 10111100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 101111100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 101111100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 110111100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 110111100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 110111100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11101100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11110100b   V <sub>ISN</sub> = V ISN			Current loop regulation voltage between the ISP and ISN pins   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   Register = 11100100b   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V to 21 V,IOUT_LIMIT   28   V <sub>ISN</sub> = 2 V,IOUT_LIMIT   28   V <sub>ISN</sub> = 2 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V,IOUT_LIMIT   28   30   32   V <sub>ISN</sub> = 2 V,IOUT_LIMIT   28   V <sub>ISN</sub> = 2 V <sub>ISN</sub> = 5 0 mV   40   75   V <sub>ISN</sub> = 5 0 mV   50   V <sub>ISN</sub> = 5 0 mV   50

## **6.5 Electrical Characteristics (continued)**

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DITH_L</sub>	Dither low threshold			0.93		V
SYNCHRON	OUS CLOCK				•	
V <sub>SNYC_H</sub>	Sync clock high voltage threshold				1.2	V
V <sub>SYNC_L</sub>	Sync clock low voltage threshold		0.4			V
t <sub>SYNC_MIN</sub>	Minimum sync clock pulse width		50			ns
HICCUP					'	
t <sub>HICCUP</sub>	Hiccup off time			76		ms
MODE RESI	STANCE DETECTION				'	
I <sub>MODE</sub>	Sourcing current from the MODE pin	V <sub>MODE</sub> = 2.5 V	9	10	11	μA
V <sub>MODE_DT1</sub>			1.147	1.220	1.293	V
V <sub>MODE_DT2</sub>			0.824	0.88	0.936	V
V <sub>MODE_DT3</sub>			0.571	0.614	0.657	V
V <sub>MODE_DT4</sub>	Detection threshold voltage at the MODE pin		0.321	0.351	0.381	V
V <sub>MODE_DT5</sub>	Wiede piii		0.168	0.189	0.210	V
V <sub>MODE_DT6</sub>			0.080	0.097	0.114	V
V <sub>MODE_DT7</sub>			0.014	0.027	0.040	V
LOGIC INTE	RFACE				,	
V <sub>I2C_IO</sub>	IO voltage range for I <sup>2</sup> C		1.7		5.5	V
V <sub>I2C_H</sub>	I <sup>2</sup> C input high threshold	V <sub>CC</sub> = 2.7 V to 5.5 V			1.2	V
V <sub>I2C_L</sub>	I <sup>2</sup> C input low threshold	V <sub>CC</sub> = 2.7 V to 5.5 V	0.4			V
I <sub>FB/INT_H</sub>	Leakage current into FB/INT pin when outputting high impedance	V <sub>FB/INT</sub> = 5 V			100	nA
V <sub>FB/ĪNT</sub> _L	Output low voltage range of the FB/	Sinking 4-mA current		0.03	0.1	V
PROTECTIO	N		<u> </u>			
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		175		°C
T <sub>SD HYS</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling below TSD		20		°C

## 6.6 I<sup>2</sup>C Timing Characteristics

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT		
I <sup>2</sup> C TIMING							
f <sub>SCL</sub>	SCL clock frequency		100	1000	kHz		
t <sub>BUF</sub>	Bus free time between a STOP and START condition	Fast mode plus	0.5		μs		
t <sub>HD(STA)</sub>	Hold time (repeated) START condition		260		ns		
t <sub>LOW</sub>	Low period of the SCL clock		0.5		μs		
t <sub>HIGH</sub>	High period of the SCL clock		260		ns		
t <sub>SU(STA)</sub>	Setup time for a repeated START condition		260		ns		
t <sub>SU(DAT)</sub>	Data setup time		50		ns		
t <sub>HD(DAT)</sub>	Data hold time		0		μs		
t <sub>RCL</sub>	Rise time of SCL signal			120	ns		
t <sub>RCL1</sub>	Rise time of SCL signal after a repeated START condition and after an ACK bit			120	ns		




 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>FCL</sub>	Fall time of SCL signal				120	ns
t <sub>RDA</sub>	Rise time of SDA signal				120	ns
t <sub>FDA</sub>	Fall time of SDA signal				120	ns
t <sub>SU(STO)</sub>	Setup time of STOP condition		260			ns
СВ	Capacitive load for SDA and SCL				200	pF

## 6.7 Typical Characteristics


 $V_{IN}$  = 12 V,  $T_A$  = 25°C,  $f_{SW}$  = 400 kHz, unless otherwise noted.
















## 7 Detailed Description

#### 7.1 Overview

The TPS55288-Q1 is a 16-A buck-boost DC-to-DC converter with the two boost MOSFETs integrated. The TPS55288-Q1 can operate over a wide range of 2.7-V to 36-V input voltage and an output voltage of 0.8 V to 22 V. It can transition among buck mode, buck-boost mode, and boost mode smoothly according to the input voltage and the set output voltage. The TPS55288-Q1 operates in buck mode when the input voltage is greater than the output voltage and in boost mode when the input voltage is less than the output voltage. When the input voltage is close to the output voltage, the TPS55288-Q1 operates in one-cycle buck and one-cycle boost mode alternately.

The TPS55288-Q1 uses an average current mode control scheme. Current mode control provides simplified loop compensation, rapid response to the load transients, and inherent line voltage rejection. An error amplifier compares the feedback voltage with the internal reference voltage. The output of the error amplifier determines the average inductor current.

An internal oscillator can be configured to operate over a wide range of frequency from 200 kHz to 2.2 MHz. The internal oscillator can also synchronize to an external clock applied to the DITH/SYNC pin. To minimize EMI, the TPS55288-Q1 can dither the switching frequency at ±7% of the set frequency.

The TPS55288-Q1 works in fixed-frequency PWM mode at moderate to heavy load currents. In light load condition, the TPS55288-Q1 can be configured to automatically transition to PFM mode or be forced in PWM mode by either connecting a resistor at the MODE pin or setting the corresponding bit in an internal register.

The output voltage of the TPS55288-Q1 is adjustable by setting the internal register through I<sup>2</sup>C interface. An internal 10-bit DAC adjusts the reference voltage related to the value written into the REF register. The device can also limit the output current by placing a current sense resistor in the output path. These two functions support the programmable power supply (PPS) feature of the USB PD.


The TPS55288-Q1 provides average inductor current limit set by a resistor at the ILIM pin. In addition, it provides cycle-by-cycle peak inductor current limit during transient to protect the device against overcurrent condition beyond the capability of the device.

A precision voltage threshold of 1.23 V with 5-µA sourcing current at the EN/UVLO pin supports programmable input undervoltage lockout (UVLO) with hysteresis. The output overvoltage protection (OVP) feature turns off the high-side FETs to prevent damage to the devices powered by the TPS55288-Q1.

The device provides hiccup mode option to reduce the heating in the power components when output short circuit happens. When the hiccup mode is enabled, the TPS55288-Q1 turns off for 76 ms and restarts at soft start-up.

Copyright © 2021 Texas Instruments Incorporated

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 VCC Power Supply

An internal LDO to supply the TPS55288-Q1 outputs regulated 5.2-V voltage at the VCC pin with 60-mA output current capability. When  $V_{IN}$  is less than  $V_{OUT}$ , the internal LDO selects the power supply source by comparing  $V_{IN}$  to a rising threshold of 6.2 V with 0.3-V hysteresis. When  $V_{IN}$  is higher than 6.2 V, the supply for LDO is  $V_{IN}$ . When  $V_{IN}$  is lower than 5.9 V, the supply for LDO is  $V_{OUT}$ . When  $V_{OUT}$  is less than  $V_{IN}$ , the internal LDO selects the power supply source by comparing  $V_{OUT}$  to a rising threshold of 6.2 V with 0.3-V hysteresis. When  $V_{OUT}$  is higher than 6.2 V, the supply for LDO is  $V_{OUT}$ . When  $V_{OUT}$  is lower than 5.9 V, the supply for LDO is  $V_{IN}$ . Table 7-1 shows the supply source selection for the internal LDO.

Table 7-1. V<sub>CC</sub> Power Supply Logic

V <sub>IN</sub>	<b>V<sub>OUT</sub></b>	INPUT for V <sub>CC</sub> LDO
V <sub>IN</sub> > 6.2 V	V <sub>OUT</sub> > V <sub>IN</sub>	V <sub>IN</sub>
V <sub>IN</sub> < 5.9 V	V <sub>OUT</sub> > V <sub>IN</sub>	V <sub>out</sub>
V <sub>IN</sub> > V <sub>OUT</sub>	V <sub>OUT</sub> > 6.2 V	V <sub>OUT</sub>
V <sub>IN</sub> > V <sub>OUT</sub>	V <sub>OUT</sub> < 5.9 V	V <sub>IN</sub>

To minimize the power dissipation of the internal LDO when both input voltage and output voltage are high, an external 5-V power source can be applied at the VCC pin to supply the TPS55288-Q1. The external 5-V power supply must have at least 100-mA output current capability and must be within the 4.75-V to 5.5-V regulation range. To use an external power supply for  $V_{CC}$ , a resistor with proper resistance must be connected to the MODE pin.

#### 7.3.2 Operation Mode Setting

By placing different resistors between the MODE pin and AGND pin, the TPS55288-Q1 selects the internal power supply or external power supply for  $V_{CC}$ , selects one of two different  $I^2C$  addresses, and selects the PFM mode or the forced PWM mode in light load conditions. Table 7-2 shows the resistance values for each selection. After the TPS55288-Q1 is enabled, an  $I^2C$  master device can control these three operating modes by writing the corresponding value into the internal registers regardless the resistance settings at the MODE pin. See details in Section 7.6.

Table 7-2. V<sub>CC</sub> Source, I<sup>2</sup>C Slave Address and PFM/PWM Programming

RESISTOR VALUE (kΩ)	V <sub>CC</sub> SOURCE	I <sup>2</sup> C SLAVE ADDRESS	OPERATING MODE AT LIGHT LOAD
0	Internal	74h	PWM
6.19	Internal	74h	PFM
14.3	Internal	75h	PWM
24.9	Internal	75h	PFM
51.1	External	74h	PWM
75.0	External	74h	PFM
105	External	75h	PWM
Open	External	75h	PFM

#### 7.3.3 Input Undervoltage Lockout

When the input voltage is below 2.6 V, the TPS55288-Q1 is disabled. When the input voltage is above 3 V, the TPS55288-Q1 can be enabled by pulling the EN pin to a high voltage above 1.3 V.

#### 7.3.4 Enable and Programmable UVLO

The TPS55288-Q1 has a dual function enable and undervoltage lockout (UVLO) circuit. When the input voltage at the VIN pin is above the input UVLO rising threshold of 3 V and the EN/UVLO pin is pulled above 1.15 V but less than the enable UVLO threshold of 1.23 V, the TPS55288-Q1 is enabled but still in standby mode. The TPS55288-Q1 starts to detect the resistance between the MODE pin and ground. After that, the TPS55288-Q1 selects the power supply for  $V_{CC}$ , the  $I^2C$  slave address, and the PFM or FPWM mode for light load condition accordingly.

The EN/UVLO pin has an accurate UVLO voltage threshold to support programmable input undervoltage lockout with hysteresis. When the EN/UVLO pin voltage is greater than the UVLO threshold of 1.23 V, the TPS55288-Q1 is enabled for I<sup>2</sup>C communication and switching operation. A hysteresis current I<sub>UVLO\_HYS</sub> is sourced out of the EN/UVLO pin to provide hysteresis that prevents on/off chattering in the presence of noise with a slowly changing input voltage.

By using resistor divider as shown in Figure 7-1, the turnon threshold is calculated using Equation 1.

$$V_{IN(UVLO\_ON)} = V_{UVLO} \times (1 + \frac{R1}{R2})$$
(1)

#### where

V<sub>UVLO</sub> is the UVLO threshold of 1.23 V at the EN/UVLO pin

The hysteresis between the UVLO turnon threshold and turnoff threshold is set by the upper resistor in the EN/UVLO resistor divider and is given by the Equation 2.

$$\Delta V_{IN(UVLO)} = I_{UVLO\_HYS} \times R1 \tag{2}$$

#### where

I<sub>UVLO\_HYS</sub> is the sourcing current from the EN/UVLO pin when the voltage at the EN/UVLO pin is above V<sub>UVLO</sub>






Figure 7-1. Programmable UVLO With Resistor Divider at the EN/UVLO Pin

Using an NMOSFET together with a resistor divider can implement both logic enable and programmable UVLO as shown in Figure 7-2. The EN logic high level must be greater than enable threshold plus the  $V_{th}$  of the NMOSFET Q1. The Q1 also eliminates the leakage current from VIN to ground through the UVLO resistor divider during shutdown mode.




Figure 7-2. Logic Enable and Programmable UVLO

#### 7.3.5 Soft Start

When the input voltage is above the UVLO threshold and the voltage at the EN/UVLO pin is above the enable UVLO threshold, the TPS55288-Q1 is ready to accept the command from I<sup>2</sup>C master device. An I<sup>2</sup>C master device can configure the internal registers of the TPS55288-Q1 before setting the OE bit of the register 06h. Once an I<sup>2</sup>C master device sets the OE bit to 1, the TPS55288-Q1 starts to ramp up the output voltage by ramping an internal reference voltage from 0 V to a voltage set in the internal registers 00h and 01h within typical 4 ms.

#### 7.3.6 Shutdown and Load Discharge

When the EN/UVLO pin voltage is pulled below 0.4 V, the TPS55288-Q1 is in shutdown mode, and all functions are disabled. All internal registers are reset to default values.

When the EN/UVLO pin is at high logic level and the OE bit is cleared to 0, the TPS55288-Q1 turns off the switching operation but keeps the I<sup>2</sup>C interface active. Simultaneously, if the DISCHG bit in the register 06h is set to 1, the TPS55288-Q1 discharges the output voltage below 0.8 V by an internal constant current.

#### 7.3.7 Switching Frequency

The TPS55288-Q1 uses a fixed frequency average current control scheme. The switching frequency is between 200 kHz and 2.2 MHz set by placing a resistor at the FSW pin. An internal amplifier holds this pin at a fixed

Submit Document Feedback

voltage of 1 V. The setting resistance is between maximum of 100 k $\Omega$  and minimum of 9.09 k $\Omega$ . Use Equation 3 to calculate the resistance by a given switching frequency.

$$f_{SW} = \frac{1000}{0.05 \times R_{FSW} + 20} \text{ (MHz)}$$

where

R<sub>FSW</sub> is the resistance at the FSW pin

For noise-sensitive applications, the TPS55288-Q1 can be synchronized to an external clock signal applied to the DITH/SYNC pin. The duty cycle of the external clock is recommended in the range of 30% to 70%. A resistor also must be connected to the FSW pin when the TPS55288-Q1 is switching by the external clock. The external clock frequency at the DITH/SYNC pin must have lower than 0.4-V low level voltage and must be within ±30% of the corresponding frequency set by the resistor. Figure 7-3 is a recommended configuration.




Figure 7-3. External Clock Configuration

#### 7.3.8 Switching Frequency Dithering

The TPS55288-Q1 provides an optional switching frequency dithering that is enabled by connecting a capacitor from the DITH/SYNC pin to ground. Figure 7-4 illustrates the dithering circuit. By charging and discharging the capacitor, a triangular waveform centered at 1 V is generated at the DITH/SYNC pin. The triangular waveform modulates the oscillator frequency by  $\pm 7\%$  of the nominal frequency set by the resistance at the FSW pin. The capacitance at the DITH/SYNC pin sets the modulation frequency. A small capacitance modulates the oscillator frequency at a fast rate than a large capacitance. For the dithering circuit to effectively reduce peak EMI, the modulation rate normally is below 1 kHz. Equation 4 calculates the capacitance required to set the modulation frequency,  $F_{MOD}$ .

$$C_{DITH} = \frac{1}{2.8 \times R_{FSW} \times F_{MOD}} (F) \tag{4}$$

where

- $R_{FSW}$  is the switching frequency setting resistance ( $\Omega$ ) at the FSW pin
- F<sub>MOD</sub> is the modulation frequency (Hz) of the dithering

Connecting the DITH/SYNC pin below 0.4 V or above 1.2 V disables switching frequency dithering. The dithering function also is disabled when an external synchronous clock is used.

Copyright © 2021 Texas Instruments Incorporated






Figure 7-4. Switching Frequency Dithering

#### 7.3.9 Inductor Current Limit

The TPS55288-Q1 implements both peak current and average inductor current limit by a resistor connected to the ILIM pin. The average current mode control loop uses the current sense information at the high-side MOSFET of the boost leg to clamp the maximum average inductor current to 16.5 A (typical) when the resistor is 20 k $\Omega$ . Use large resistance to get smaller average inductor current limit. Use Equation 5 to calculate the resistance for a desired average inductor current limit.

$$I_{AVG\_LIMIT} = \frac{\min(1, 0.6 \times V_{OUT}) \times 330000}{R_{ILIM}}$$
(5)

#### where

- I<sub>AVG LIMIT</sub> is the average inductor current limit
- $R_{ILIM}$  is the resistance ( $\Omega$ ) between the ILIM pin and analog ground

Besides the average current limit, a peak current limit protection is implemented during transient to protect the device against over current condition beyond the capability of the device.

#### 7.3.10 Internal Charge Path

Each of the two high-side MOSFET drivers is biased from its floating bootstrap capacitor, which is normally re-charged by  $V_{CC}$  through both the external and internal bootstrap diodes when the low-side MOSFET is turned on. When the TPS55288-Q1 operates exclusively in the buck or boost regions, one of the high-side MOSFETs is constantly on. An internal charge path, from VOUT and BOOT2 to BOOT1 or from VIN and BOOT1 to BOOT2, charges the bootstrap capacitor to  $V_{CC}$  so that the high-side MOSFET remains on.

#### 7.3.11 Output Voltage Setting

There are two ways to set the output voltage: changing the feedback ratio and changing the reference voltage. The TPS55288-Q1 has a 10-bit DAC to program the reference voltage from 45 mV to 1.2 V. The TPS55288-Q1 also can select an internal feedback resistor divider or an external resistor divider by setting the FB bit in register 04h. When the FB bit is set to 0, the output voltage feedback ratio is set in internal register 04h. When the FB bit is set to 1, the output voltage feedback ratio is set by an external resistor divider.

When using internal output voltage feedback settings, there are four feedback ratios programmable by writing the INTFB[1:0] bits of register 04h. With this function, the TPS55288-Q1 can limit the maximum output voltage to different values. In addition, the minimum step of the output voltage change is also programmed to 20 mV, 15 mV, 10 mV, and 5 mV, accordingly.

When using an external output voltage feedback resistor divider as shown in Figure 7-5, use Equation 6 to calculate the output voltage with the reference voltage at the FB/INT pin.

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{FB\_UP}}{R_{FB\_BT}}\right) \tag{6}$$




Figure 7-5. Output Voltage Setting by External Resistor Divider

TI recommends using 100 k $\Omega$  for the up resistor R<sub>FB\_UP</sub>. The reference voltage V<sub>REF</sub> at the FB/ $\overline{\text{INT}}$  pin is programmable from 45 mV to 1.2 V by writing a 10-bit data into register 00h and 01h.

#### 7.3.12 Output Current Monitoring and Cable Voltage Droop Compensation

The TPS55288-Q1 outputs a voltage at the CDC pin proportional to the sensed voltage across a output current sensing resistor between the ISP pin and the ISN pin. Equation 7 shows the exact voltage at the CDC pin related to the sensed output current.

$$V_{CDC} = 20 \times (V_{ISP} - V_{ISN}) \tag{7}$$

To compensate the voltage droop across a cable from the output of the USB port to its powered device, the TPS55288-Q1 can lift its output voltage in proportion to the load current. There are two methods in the TPS55288-Q1 to implement the compensation: by setting internal register 05h or by placing a resistor between the CDC pin and AGND pin.

When using internal output voltage feedback, it is recommended to use the internal compensation setting. When using an external resistor divider at the FB/INT pin to set the output voltage, it is recommended to use the external compensation setting by placing a resistor at the CDC pin.

By default, the internal cable voltage droop compensation function is enabled with 0 V added to the output voltage. Write the value into the bit CDC [2:0] in register 05h to get the desired voltage compensation.

When using external output voltage feedback, external compensation is better than the internal register for its high accuracy. The output voltage rises in proportion to the current sourcing from the CDC pin through the resistor at the CDC pin. It is recommended to use  $100-k\Omega$  resistance for the up resistor of the feedback resistor divider. Equation 8 shows the output voltage rise related to the sensed output current, the resistance at the CDC pin, and the up resistor of the output voltage feedback resistor divider.

$$V_{OUT\_CDC} = 3 \times R_{FB\_UP} \times (\frac{V_{ISP} - V_{ISN}}{R_{CDC}})$$
(8)

#### where

- R<sub>FB UP</sub> is the up resistor of the resistor divider between the output and the FB/INT pin
- R<sub>CDC</sub> is the resistor at the CDC pin

When RFB\_UP is 100 k $\Omega$ , the output voltage rise versus the sensed output current and the resistor at the CDC pin is shown in Figure 7-6.




Figure 7-6. Output Voltage Rise versus Output Current

#### 7.3.13 Integrated Gate Drivers

The TPS55288-Q1 provides two N-channel MOSFET gate drivers for buck side. Each driver is capable of sourcing 1-A and sinking 1.8-A peak current. In buck operation, the DR1H pin and the DR1L pin are switched by the PWM controller. In boost mode, the DR1H pin remains at continuously high voltage to turn on the high-side MOSFET of the buck side, and the DR1L pin remains at continuously low voltage to turn off the low-side MOSFET of the buck side.

In DCM buck mode operation, the DR1L turns off the low-side FET when the inductor current drops to zero.

The low-side gate driver is powered from the VCC pin, and the high-side gate driver is powered from the bootstrap capacitor  $C_{BOOT1}$ , which is between the BOOT1 pin and the SW1 pin.

#### 7.3.14 Output Current Limit

The output current limit is programmable from 0 A to 6.35 A by placing a 10-m $\Omega$  current sensing resistor between the ISP pin and the ISN pin. Smaller resistance results in a higher current limit and bigger resistance results in a lower current limit. An internal register sets the current sense voltage across the ISP pin and the ISN pin. The programmable voltage step between the ISP pin and the ISN pin is 0.5 mV.

Connecting the ISP and the ISN pin together to the VOUT pin disables the output current limit because the sensed voltage is always zero. The output current limit can also be disabled by reset the Current\_Limit\_EN bit in the Current\_Limit register to 0.

When the OE bit or the Current\_Limit\_EN bit is changed from 0 to 1, the OCP\_MASK must be 0. After the OE bit and the Current\_Limit\_EN bit are set, set the OCP\_MASK to 1 to enable the OCP fault indication output.

#### 7.3.15 Overvoltage Protection

The TPS55288-Q1 has output overvoltage protection. When the output voltage at the VOUT pin is detected above 23.5 V typically, the TPS55288-Q1 turns off two high-side FETs and turns on two low-side FETs until its output voltage drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

#### 7.3.16 Output Short Circuit Protection

In addition to the average inductor current limit, the TPS55288-Q1 implements the output short-circuit protection by entering hiccup mode. To enable hiccup mode, the HICCUP bit in register 06h must be set. After soft start-up time of 4 ms, the TPS55288-Q1 monitors the average inductor current and output voltage. Whenever the output short circuit happens, causing the average inductor current hitting the set limit and the output voltage below 0.8 V, the TPS55288-Q1 shuts down the switching for 76 ms (typical) and then repeats the soft start for 4 ms. The hiccup mode helps reduce the total power dissipation on the TPS55288-Q1 in the output short-circuit or overcurrent condition.

#### 7.3.17 Thermal Shutdown

The TPS55288-Q1 is protected by a thermal shutdown circuit that shuts down the device when the internal junction temperature exceeds 175°C (typical). The internal soft-start circuit is reset but all internal registers values remain unchanged when thermal shutdown is triggered. The converter automatically restarts when the junction temperature drops below the thermal shutdown hysteresis of 20°C below the thermal shutdown threshold.

#### 7.4 Device Functional Modes

In light load condition, the TPS55288-Q1 can work in PFM or forced PWM mode to meet different application requirements. PFM mode decreases switching frequency to reduce the switching loss thus it gets high efficiency at light load condition. The FPWM mode keeps the switching frequency unchanged to avoid undesired low switching frequency but the efficiency becomes lower than that of PFM mode.

#### **7.4.1 PWM Mode**

In FPWM mode, the TPS55288-Q1 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to reduce the average inductor current down to deliver less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the switch-off time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this condition. However, with the fixed switching frequency, there is no audible noise or other problems that might be caused by low switching frequency in light load condition.

#### 7.4.2 Power Save Mode

The TPS55288-Q1 improves the efficiency at light load condition with PFM mode. By connecting an appropriate resistor at the MODE pin or enabling the PFM function in the internal register, the TPS55288-Q1 can work in PFM mode at light load condition. When the TPS55288-Q1 operates at light load condition, the output of the internal error amplifier decreases to make the inductor peak current down to deliver less power to the load. When the output current further reduces, the current through the inductor will decrease to zero during the switch-off time. When the TPS55288-Q1 works in buck mode, once the inductor current becomes zero, the low-side switch of the buck side is turned off to prevent the reverse current from output to ground. When the TPS55288-Q1 works in boost mode, once the inductor current becomes zero, the high side-switch of the boost side is turned off to prevent the reverse current from output to input. The TPS55288-Q1 resumes switching until the output voltage drops. Thus PFM mode reduces switching cycles and eliminates the power loss by the reverse inductor current to get high efficiency in light load condition.

#### 7.5 Programming

The TPS55288-Q1 uses I<sup>2</sup>C interface for flexible converter parameter programming. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). I<sup>2</sup>C devices can be considered as masters or slaves when performing data transfers. A master is the device that initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The TPS55288-Q1 operates as a slave device with address 74h and 75h set by a different resistor at the MODE pin. Receiving control inputs from the master device like a microcontroller or a digital signal processor reads and writes the internal registers 00h through 07h. The I<sup>2</sup>C interface of the TPS55288-Q1 supports both standard mode (up to 100 kbit/s) and fast mode plus (up to 1000 kbit/s). Both SDA and SCL must be connected to the positive supply voltage through current sources or pullup resistors. When the bus is free, both lines are in high voltage.

#### 7.5.1 Data Validity

The data on the SDA line must be stable during the high level period of the clock. The high level or low level state of the data line can only change when the clock signal on the SCL line is low level. One clock pulse is generated for each data bit transferred.

Copyright © 2021 Texas Instruments Incorporated






Figure 7-7. I<sup>2</sup>C Data Validity

#### 7.5.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A high level to low level transition on the SDA line while SCL is at high level defines a START condition. A low level to high level transition on the SDA line when the SCL is at high level defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 7-8. I<sup>2</sup>C START and STOP Conditions

### 7.5.3 Byte Format

Every byte on the SDA line must be eight bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




Figure 7-9. Byte Format

## 7.5.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line to low level and it remains stable low level during the high level period of this clock pulse.

The Not Acknowledge signal is when SDA remains high level during the 9<sup>th</sup> clock pulse. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

#### 7.5.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is seven bits long followed by the eighth bit as a data direction bit (bit  $R/\overline{W}$ ). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 7-10. Slave Address and Data Direction

#### 7.5.6 Single Read and Write

Figure 7-11 and Figure 7-12 show the single-byte write and single-byte read format of the I<sup>2</sup>C communication.




Figure 7-12. Single-byte Read

If the register address is not defined, the TPS55288-Q1 sends back NACK and goes back to the idle state.

#### 7.5.7 Multi-Read and Multi-Write

The TPS55288-Q1 supports multi-read and multi-write.






Figure 7-14. Multi-byte Read



## 7.6 Register Maps

Table 7-3 lists the memory-mapped registers for the device registers. All register offset addresses not listed in Table 7-3 should be considered as reserved locations, and the register contents should not be modified.

## Table 7-3. Device Registers

Address	Acronym	Register Name	Section
0h, 1h	REF	Reference Voltage	Go
2h	IOUT_LIMIT	Current Limit Setting	Go
3h	VOUT_SR	Slew Rate	Go
4h	VOUT_FS	Feedback Selection	Go
5h	CDC	Cable Compensation	Go
6h	MODE	Mode Control	Go
7h	STATUS	Operating Status	Go


## 7.6.1 REF Register (Address = 0h, 1h) [reset = 11010010h, 00000000h]

REF is shown in Figure 7-15 and Figure 7-16 described in Table 7-4.

Return to Summary Table.

REF sets the internal reference voltage of the TPS55288-Q1. The 01h register is the high byte and the 00h register is the low byte. One LSB of register 00h stands for 1.129 mV of the internal reference voltage. The default register value is 00000000 11010010b of 282 mV. When the register value is 00000000 0000000b, the reference voltage is 45 mV. When the register value is 00000011 11000000b, the reference voltage is 1.129 V. The output voltage of the TPS55288-Q1 also depends on the output feedback ratio, which is either set in register 04h or set by an external resistor divider.

Writing register 01h enables the TPS55288-Q1 to load the 01h and 00h data into the internal 10-bit DAC. Writing the register 00h does not impact the internal reference voltage.





## **Table 7-4. REF Register Field Descriptions**

Bit F	Field	Туре	Reset	Description
15-10 R	Reserved	R/W	000000b	Reserved
9-0 V	VREF	R/W	00 11010010b	Sets the internal reference voltage  00 00000000b = 45-mV reference voltage  00 00000001b = 46.129-mV reference voltage  00 00000010b = 47.258-mV reference voltage  =  00 11010010b = 282-mV reference voltage (Default)  =  01 10011010b = 508-mV reference voltage  =  10 11000110b = 846-mV reference voltage  =  11 11000000b = 1129-mV reference voltage  =  11 11111111b = 1200-mV reference voltage

Product Folder Links: TPS55288-Q1

## 7.6.2 IOUT\_LIMIT Register (Address = 2h) [reset = 11100100h]

IOUT\_LIMIT is shown in Figure 7-17 and described in Table 7-5.

Return to Summary Table.

IOUT\_LIMIT sets the current limit target voltage between the ISP pin and the ISN pin. The default value in the current limit register is 11100100b standing for 50 mV. 1 LSB stands for 0.5 mV. The bit7 enables the current limit or disables the current limit.

Figure 7-17. IOUT LIMIT Register

		J	_	- 3					
7	6	5	4	3	2	1	0		
Current_Limit_EN		Current_Limit_Setting							
R/W-1b		R/W-1100100b							

Table 7-5. IOUT\_LIMIT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	Current_Limit_EN	R/W	1b	Enable or disable current limit.  0b = Current limit disabled  1b = Current limit enabled (Default)
6-0	Current_Limit_Setting	R/W	1100100b	Sets the current limit target voltage between the ISP pin and the ISN pin $0000000b = V_{ISP} - V_{ISN} = 0 \text{ (mV)} \\ 0000001b = V_{ISP} - V_{ISN} = 0.5 \text{ (mV)} \\ 0000010b = V_{ISP} - V_{ISN} = 1 \text{ (mV)} \\ 0000011b = V_{ISP} - V_{ISN} = 1.5 \text{ (mV)} \\ 0000100b = V_{ISP} - V_{ISN} = 2.0 \text{ (mV)} \\ 1100100b = V_{ISP} - V_{ISN} = 50.0 \text{ (mV)} \text{ (Default)} \\ 11111111b = V_{ISP} - V_{ISN} = 63.5 \text{ (mV)}$



## 7.6.3 VOUT\_SR Register (Address = 3h) [reset = 00000001h]

VOUT\_SR is shown in Figure 7-18 and described in Table 7-6.

Return to Summary Table.

Register 03h sets the slew rate of the output voltage change and the response delay time after the output current exceeds the setting output current limit.

The OCP\_DELAY [1:0] bits set the response time of the TPS55288-Q1 when the output overcurrent limit is hit. This allows the TPS55288-Q1 to output high current in a relative short duration time. The default setting is 128 µs so that the TPS55288-Q1 immediately limits the output current.

The SR [1:0] bits set 1.25 mV/ $\mu$ s, 2.5 mV/ $\mu$ s, 5 mV/ $\mu$ s, and 10 mV/ $\mu$ s slew rate for output voltage change.

### Figure 7-18. VOUT\_SR Register

7	6	5	4	3	2	1	0
RESE	RESERVED OCP_DELAY		RESERVED		SR		
R/W-0b R/W-00b		-00b	R/W	-00b	R/W	/-01b	

## Table 7-6. VOUT\_SR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00b	Reserved
5-4	OCP_DELAY	R/W	00b	Sets the response time of the device when the output overcurrent limit is reached.  00b = 128 µs (Default)  01b = Delay 1.024 x 3 ms  10b = Delay 1.024 x 6 ms  11b = Delay 1.024 x 12 ms
3-2	RESERVED	R/W	00b	Reserved
1-0	SR	R/W	01b	Sets slew rate for output voltage change.  00b = 1.25 mV/µs output change slew rate  01b = 2.5 mV/µs output change slew rate (Default)  10b = 5 mV/µs output change slew rate  11b = 10 mV/µs output change slew rate

Product Folder Links: TPS55288-Q1

## 7.6.4 VOUT\_FS Register (Address = 4h) [reset = 00000011h]

VOUT\_FS is shown in Figure 7-19 and described in Table 7-7.

Return to Summary Table.

Register 04h sets the selection for the output feedback voltage, either by an internal resistor divider or external resistor divider, and sets the internal feedback ratio when using internal feedback resistor divider.

Figure 7-19. VOUT\_FS Register

7	6	5	4	3	2	1	0		
FB			INTFB						
R/W-0b		R/W-00000b					R/W-11b		

Table 7-7. VOUT\_FS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	FB	R/W	0b	Output feedback voltage  0b = Use internal output voltage feedback. The FB/INT pin is the indicator for output short circuit protection, overcurrent status, and overvoltage status (Default).  1b = Use external output voltage feedback. The FB/INT pin is the feedback input of the output voltage.
6-2	RESERVED	R	00000b	Reserved
1-0	INTFB	R/W	11b	Internal feedback ratio  00b = Set internal feedback ratio to 0.2256  01b = Set internal feedback ratio to 0.1128  10b = Set internal feedback ratio to 0.0752  11b = Set internal feedback ratio to 0.0564(Default)

#### Table 7-8. Output Voltage vs Internal Reference

	in the contract of the contrac										
INTFB1	INTFB0	REF=0000h	REF=000Dh	REF=0028h	REF=0078h	REF=03C0h	Output Voltage Step				
0	0				0.8 V	5 V	5 mV				
0	1			0.8 V		10 V	10 mV				
1	0		0.8 V			15 V	15 mV				
1	1	0.8 V				20 V	20 mV				

Copyright © 2021 Texas Instruments Incorporated

## 7.6.5 CDC Register (Address = 5h) [reset = 11100000h]

CDC is shown in Figure 7-20 and described in Table 7-9.

Return to Summary Table.

Register 05h sets masks for SC bit, OCP bit, and OVP bit in register 07h. In addition, register 05h sets the voltage rise added to the setting output voltage with respect to the sensed differential voltage between the ISP pin and the ISN pin.

The OCP\_MASK must be 0 when the OE bit or the Current\_Limit\_EN bit is changed from 0 to 1. After the OE bit and the Current\_Limit\_EN bit are set, set the OCP\_MASK to 1 to enable the OCP fault indication output.

### Figure 7-20. CDC Register

7	6	5	4	3	2	1	0
SC_MASK	OCP_MASK	OVP_MASK	RESERVED	CDC_OPTION		CDC	
R/W-1b	R/W-1b	R/W-1b	R/W-0b	R/W-0b		R/W-000b	

#### Table 7-9. CDC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	SC_MASK	R/W	1b	Short circuit mask 0b = Disabled SC indication 1b = Enable SC indication (Default)
6	OCP_MASK	R/W	1b	Over current mask 0b = Disabled OCP indication 1b = Enable OCP indication (Default)
5	OVP_MASK	R/W	1b	Over voltage mask 0b = Disabled OVP indication 1b = Enable OVP indication (Default)
4	RESERVED	R/W	0b	Reserved
3	CDC_OPTION	R/W	0b	Select the cable voltage droop compensation approach.  0b = Internal CDC compensation by the register 05H (Default)  1b = External CDC compensation by a resistor at the CDC pin
2-0	CDC	R/W	000Ь	Compensation for voltage droop over the cable $000b = 0$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ (Default) $001b = 0.1$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ $010b = 0.2$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ $011b = 0.3$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ $100b = 0.4$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ $101b = 0.5$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ $110b = 0.6$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$ $111b = 0.7$ -V output voltage rise with 50 mV at $V_{ISP} - V_{ISN}$

Product Folder Links: TPS55288-Q1

## 7.6.6 MODE Register (Address = 6h) [reset = 00100000h]

MODE is shown in Figure 7-21 and described in Table 7-10.

Return to Summary Table.

MODE controls the operating mode of the TPS55288-Q1.

## Figure 7-21. MODE Register

7	6	5	4	3	2	1	0
OE	FSW	HICCUP	DISCHG	VCC	I2CADD	PFM	MODE
R/W-0b	R/W-0b	R/W-1b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

## **Table 7-10. MODE Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	OE	R/W	0b	Output enable 0b = Output disabled (Default) 1b = Output enable
6	FSWDBL	R/W	Оь	Switching frequency doubling in buck-boost mode TI does not recommend using double frequency function at switching frequency above 1.6 MHz.  0b = Keep the switching frequency unchanged during buck-boost mode (Default)  1b = Double the switching frequency during buck-boost mode
5	HICCUP	R/W	1b	Hiccup mode  0b = Disable the hiccup during output short circuit protection.  1b = Enable the hiccup during output short circuit protection (Default)
4	DISCHG	R/W	0b	Output discharge  0b = Disabled VOUT discharge when the device is in shutdown mode (Default)  1b = Enable VOUT discharge. VOUT is discharged to ground by an internal 100-mA current sink
3	VCC	R/W	0b	$V_{CC}$ option 0b = Select internal LDO for $V_{CC}$ (Default) 1b = Select external 5-V power supply for $V_{CC}$
2	I2CADD	R/W	0b	I <sup>2</sup> C address 0b = Set I <sup>2</sup> C slave address to 74h (Default) 1b = Set I <sup>2</sup> C slave address to 75h
1	PFM	R/W	0b	Select operating mode at light load condition  0b = PFM operating mode at light load condition (Default)  1b = FPWM operating mode at light load condition
0	MODE	R/W	Ob	Mode control approach 0b = Set VCC, I2CADD, and PFM controlled by external resistor (Default) 1b = Set VCC, I2CADD, and PFM controlled by internal register

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

## 7.6.7 STATUS Register (Address = 7h) [reset = 00000011h]

STATUS is shown in Figure 7-22 and described in Table 7-11.

Return to Summary Table.

The STATUS register stores the operating status of the TPS55288-Q1. When any of the SCP bit, the OCP bit, or the OVP bit are set, and the corresponding mask bit in register 05h is set as well, the  $FB/\overline{INT}$  pin outputs low logic level to indicate the situation. Reading register 07h clears the SCP bit, OCP bit, and OVP bit. After the SCP bit, OCP bit, or OVP bit is set, it does not reset until the register is read. If the situation still exists, the corresponding bit is set again.

Figure 7-22. STATUS Register

7	6	5	4	3	2	1	0
SCP	OCP	OVP	Reserved	Reserved	Reserved	STA	TUS
R-0b	R-0b	R-0b	R/W-0b	R/W-0b	R/W-0b	R-	11b

**Table 7-11. STATUS Register Field Descriptions** 

Bit	Field	Туре	Reset	Description
7	SCP	R	0b	Short circuit protection  0b = No short circuit  1b = Short circuit happens. Does not reset until it is read.
6	ОСР	R	Ob	Overcurrent protection  0b = No output overcurrent  1b = Output current hits the current limit sensed at the ISP and the ISN pin. Does not reset until it is read.
5	OVP	R	0b	Overvoltage protection  0b = No OVP  1b = Output voltage exceeds the OVP threshold. Does not reset until it is read.
4	RESERVED	R	0b	Reserved
3	RESERVED	R	0b	Reserved
2	RESERVED	R	0b	Reserved
1-0	STATUS	R	11b	Operating status  00b = Boost  01b = Buck  10b = Buck-Boost  11b = Reserved

Product Folder Links: TPS55288-Q1



## 7.6.8 Register Summary

The Table 7-12 summarizes the default settings of the registers in the TPS55288-Q1.

## Table 7-12. Default Settings of Registers

Register Address	Register Name	R/W	Default Values	
00h	VREF_LSB	R/W	11010010	
01h	VREF_MSB	R/W	0000000	
02h	IOUT_LIMIT	R/W	11100100	
03h	VOUT_SR	R/W	0000001	
04h	VOUT_FS	R/W	00000011	
05h	CDC	R/W	11100000	
06h	MODE	R/W	00100000	
07h	STATUS	R	00000011	



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS55288-Q1 can operate over a wide range of 2.7-V to 36-V input voltage and output 0.8 V to 22 V. It can transition among buck mode, buck-boost mode, and boost mode smoothly according to the input voltage and the setting output voltage. The TPS55288-Q1 operates in buck mode when the input voltage is greater than the output voltage and in boost mode when the input voltage is less than the output voltage. When the input voltage is close to the output voltage, the TPS55288-Q1 operates in one-cycle buck and one-cycle boost mode alternately. The switching frequency is set by an external resistor. To reduce the switching power loss in high power conditions, it is recommended to set the switching frequency below 500 kHz. If a system requires higher switching frequency above 500 kHz, it is recommended to set the lower switch current limit for better thermal performance.

## 8.2 Typical Application

The TPS55288-Q1 provides a small size solution for USB PD power supply application with the input voltage ranging from 9 V to 36 V.




Figure 8-1. USB PD Power Supply With 9-V to 36-V Input Voltage

### 8.2.1 Design Requirements

The design parameters are listed in Table 8-1:

**Table 8-1. Design Parameters** 

PARAMETERS	VALUES
Input voltage	9 V to 36 V
Output voltage	5 V to 20 V
Output current limit	5 A
Output voltage ripple	±50 mV
Operating mode at light load	PFM

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS55288-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.2.2.2 Switching Frequency

The switching frequency of the TPS55288-Q1 is set by a resistor at the FSW pin. Use Equation 3 to calculate the resistance for the desired frequency. To reduce the switching power loss with such a high current application, a 1% standard resistor of  $49.9 \text{ k}\Omega$  is selected for 400-kHz switching frequency for this application.

### 8.2.2.3 Output Voltage Setting

The TPS55288-Q1 has I<sup>2</sup>C interface to set the internal reference voltage. A microcontroller can easily set the desired output voltage by writing the proper data into the reference voltage registers through I<sup>2</sup>C bus.

### 8.2.2.4 Inductor Selection

Since the selection of the inductor affects steady state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications: inductance, saturation current, and DC resistance.

The TPS55288-Q1 is designed to work with inductor values between 1  $\mu$ H and 10  $\mu$ H. The inductor selection is based on consideration of both buck and boost modes of operation.

For buck mode, the inductor selection is based on limiting the peak-to-peak current ripple to the maximum inductor current at the maximum input voltage. In CCM, Equation 9 shows the relationship between the inductance and the inductor ripple current.

$$L = \frac{\left(V_{\text{IN}(\text{MAX})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{\Delta I_{\text{L}(P-P)} \times f_{\text{SW}} \times V_{\text{IN}(\text{MAX})}}$$
(9)

where

- V<sub>IN(MAX)</sub> is the maximum input voltage
- V<sub>OUT</sub> is the output voltage
- ΔI<sub>L(P-P)</sub> is the peak to peak ripple current of the inductor
- f<sub>SW</sub> is the switching frequency

For a certain inductor, the inductor ripple current achieves maximum value when VOUT equals half of the maximum input voltage. Choosing higher inductance gets smaller inductor current ripple while smaller inductance gets larger inductor current ripple.

For boost mode, the inductor selection is based on limiting the peak-to-peak current ripple to the maximum inductor current at the maximum output voltage. In CCM, Equation 10 shows the relationship between the inductance and the inductor ripple current.

$$L = \frac{V_{IN} \times (V_{OUT(MAX)} - V_{IN})}{\Delta I_{L(P-P)} \times f_{SW} \times V_{OUT(MAX)}}$$
(10)

### where

- V<sub>IN</sub> is the input voltage
- V<sub>OUT(MAX)</sub> is the maximum output voltage
- ΔI<sub>I (P-P)</sub> is the peak to peak ripple current of the inductor
- f<sub>SW</sub> is the switching frequency

For a certain inductor, the inductor ripple current achieves maximum value when  $V_{IN}$  equals to the half of the maximum output voltage. Choosing higher inductance gets smaller inductor current ripple while smaller inductance gets larger inductor current ripple.

For this application example, a 4.7-µH inductor is selected, which produces approximate maximum inductor current ripple of 50% of the highest average inductor current in buck mode and 50% of the highest average inductor current in boost mode.

In buck mode, the inductor DC current equals to the output current. In boost mode, the inductor DC current can be calculated with Equation 11.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(11)

### where

- V<sub>OUT</sub> is the output voltage
- · IOUT is the output current
- V<sub>IN</sub> is the input voltage
- η is the power conversion efficiency

For a given maximum output current of the buck-boost converter TPS55288-Q1, the maximum inductor DC current happens at the minimum input voltage and maximum output voltage. Set the inductor current limit of the TPS55288-Q1 higher than the calculated maximum inductor DC current to make sure the TPS55288-Q1 has the desired output current capability.

In boost mode, the inductor ripple current is calculated with Equation 12.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{L \times f_{SW} \times V_{OUT}}$$
(12)

### where

- ΔI<sub>I (P-P)</sub> is the inductor ripple current
- · L is the inductor value
- f<sub>SW</sub> is the switching frequency

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub> is the input voltage

Therefore, the inductor peak current is calculated with Equation 13.

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
(13)

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI, but in the same way, load transient response time is increased. The selected inductor must have higher saturation current than the calculated peak current.

The conversion efficiency is dependent on the resistance of its current path. The switching loss associated with the switching MOSFETs, and the inductor core loss. Therefore, the overall efficiency is affected by the inductor DC resistance (DCR), equivalent series resistance (ESR) at the switching frequency, and the core loss. Table 8-2 lists recommended inductors for the TPS55288-Q1. In this application example, the Coilcraft inductor XAL1010-472 is selected for its small size, high saturation current, and small DCR.

**SATURATION DCR** (MAXIMUM) **PART NUMBER** L (µH) **CURRENT / HEAT** SIZE (L x W x H mm) VENDOR<sup>(1)</sup> **RATING CURRENT (A)**  $(m\Omega)$ 25.4/17.5 XAI 1010-472MF 47 11.3 × 10 × 10 10 Coilcraft IHLP5050EZER4R7 4.7 10.1 17.8/15.3 13.5 × 12.9 × 5 Vishay 125CDMCCDS-4R7MC 4.7 10 22/14 13.5 × 12.6 × 5 Sumida

Table 8-2. Recommended Inductors

### 8.2.2.5 Input Capacitor

In buck mode, the input capacitor supplies high ripple current. The RMS current in the input capacitors is given by Equation 14.

$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times V_{IN}}}$$
(14)

### where

- $I_{\text{CIN}(\text{RMS})}$  is the RMS current through the input capacitor  $I_{\text{OUT}}$  is the output current

The maximum RMS current occurs at the output voltage is half of the input voltage, which gives I<sub>CIN(RMS)</sub> = I<sub>OUT</sub> / 2. Ceramic capacitors are recommended for their low ESR and high ripple current capability. A total of 20 µF effective capacitance is a good starting point for this application.

### 8.2.2.6 Output Capacitor

In boost mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by Equation 15, where the minimum input voltage and the maximum output voltage correspond to the maximum capacitor current.

$$I_{COUT(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} - 1}$$
(15)

### where

I<sub>COUT(RMS)</sub> is the RMS current through the output capacitor

<sup>(1)</sup> See the Third-party Products disclaimer.

I<sub>OUT</sub> is the output current

In this example, the maximum output ripple RMS current is 5.5 A.

The ESR of the output capacitor causes an output voltage ripple given by Equation 16 in boost mode.

$$V_{RIPPLE(ESR)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN}} \times R_{COUT}$$
(16)

where

R<sub>COUT</sub> is the ESR of the output capacitance

The capacitance also causes a capacitive output voltage ripple given by Equation 17 in boost mode. When input voltage reaches the minimum value and the output voltage reaches the maximum value, there is the largest output voltage ripple caused by the capacitance.

$$V_{RIPPLE(CAP)} = \frac{I_{OUT} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)}{C_{OUT} \times f_{SW}}$$
(17)

Typically, a combination of ceramic capacitors and bulk electrolytic capacitors is needed to provide low ESR, high ripple current, and small output voltage ripple. From the required output voltage ripple, use Equation 16 and Equation 17 to calculate the minimum required effective capacitance of the  $C_{OUT}$ .

### 8.2.2.7 Output Current Limit

The output current limit is implemented by putting a current sense resistor between the ISP and ISN pins along with setting a limit voltage between the ISP pin and the ISN pin through register 02h. The maximum value of the limit voltage between the ISP and ISN pins is 63.5 mV. The default limit voltage is 50 mV. The current sense resistor between the ISP and ISN pins should be selected to ensure that the output current limit is set high enough for output. The output current limit setting resistor is given by Equation 18.

$$R_{SNS} = \frac{V_{SNS}}{I_{OUT\_LIMIT}}$$
(18)

where

- V<sub>SNS</sub> is the current limit setting voltage between the ISP and ISN pins
- I<sub>OUT LIMIT</sub> is the desired output current limit

Because the power dissipation is large, make sure the current sense resistor has enough power dissipation capability with large package.

### 8.2.2.8 Loop Stability

The TPS55288-Q1 uses average current control scheme. The inner current loop uses internal compensation and requires the inductor value must be larger than 1.2/f<sub>SW</sub>. The outer voltage loop requires an external compensation. The COMP pin is the output of the internal voltage error amplifier. An external compensation network comprised of resistor and ceramic capacitors is connected to the COMP pin.

The TPS55288-Q1 operates in buck mode or boost mode. Therefore, both buck and boost operating modes require loop compensations. The restrictive one of both compensations is selected as the overall compensation from a loop stability point of view. Typically for a converter designed either work in buck mode or boost mode, the boost mode compensation design is more restrictive due to the presence of a right half plane zero (RHPZ).

The power stage in boost mode can be modeled by Equation 19.

$$G_{PS}(s) = \frac{R_{LOAD} \times (1-D)}{2 \times R_{SENSE}} \times \frac{\left(1 + \frac{s}{2\pi \times f_{ESRZ}}\right) \times \left(1 - \frac{s}{2\pi \times f_{RHPZ}}\right)}{1 + \frac{s}{2\pi \times f_{P}}}$$
(19)

#### where

- R<sub>LOAD</sub> is the output load resistance
- · D is the switching duty cycle in boost mode
- $R_{SENSE}$  is the equivalent internal current sense resistor, which is 0.055  $\Omega$

The power stage has two zeros and one pole generated by the output capacitor and load resistance. Use Equation 20 to Equation 22 to calculate them.

$$f_{P} = \frac{2}{2\pi \times R_{LOAD} \times C_{OUT}}$$
 (20)

$$f_{ESRZ} = \frac{1}{2\pi \times R_{COUT} \times C_{OUT}}$$
 (21)

$$f_{RHPZ} = \frac{R_{LOAD} \times (1-D)^2}{2\pi \times L}$$
(22)

The internal transconductance amplifier together with the compensation network at the COMP pin constitutes the control portion of the loop. The transfer function of the control portion is shown by Equation 23.

$$G_{C}(s) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{s}{2\pi \times f_{COMZ}}\right)}{\left(1 + \frac{s}{2\pi \times f_{COMP1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{COMP2}}\right)}$$
(23)

### where

- · GEA is the transconductance of the error amplifier
- R<sub>EA</sub> is the output resistance of the error amplifier
- V<sub>REF</sub> is the reference voltage input to the error amplifier
- V<sub>OUT</sub> is the output voltage
- f<sub>COMP1</sub> and f<sub>COMP2</sub> are the pole's frequency of the compensation network
- f<sub>COMZ</sub> is the zero's frequency of the compensation network

The total open-loop gain is the product of  $G_{PS}(s)$  and  $G_{C}(s)$ . The next step is to choose the loop crossover frequency,  $f_{C}$ , at which the total open-loop gain is 1, namely 0 dB. The higher in frequency that the loop gain stays above 0 dB before crossing over, the faster the loop response. It is generally accepted that the loop gain cross over 0 dB at the frequency no higher than the lower of either 1/10 of the switching frequency,  $f_{SW}$  or 1/5 of the RHPZ frequency,  $f_{RHPZ}$ .

Then, set the value of R<sub>C</sub>, C<sub>C</sub>, and C<sub>P</sub> by Equation 24 to Equation 26.

$$R_{C} = \frac{2\pi \times V_{OUT} \times R_{SENSE} \times C_{OUT} \times f_{C}}{(1-D) \times V_{REF} \times G_{EA}}$$
(24)

### where

f<sub>C</sub> is the selected crossover frequency

$$C_{C} = \frac{R_{LOAD} \times C_{OUT}}{2 \times R_{C}}$$
(25)

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



$$C_{P} = \frac{R_{COUT} \times C_{OUT}}{R_{C}}$$
(26)


If the calculated  $C_P$  is less than 10 pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.


Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

### 8.2.3 Application Curves







## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 36 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an aluminum electrolytic capacitor with a value of  $100 \, \mu F$ .

## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator can suffer from instability and noise problems. To maximize efficiency, switching rise time and fall time are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW1 and SW2 pins, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs to be close to the VIN pin and the PGND to reduce the input supply current ripple.

The most critical current path for buck converter portion is from the switching FET at the buck side, through the rectifier FET at the buck side to the PGND, then the input capacitors, and back to the input of the switching FET. This high current path contains nanosecond rise time and fall time, and should be kept as short as possible. Therefore, the input capacitor for power stage must be close to the input of the switching FET and the PGND terminal of the rectifier FET.

The most critical current path for boost converter portion is from the switching FET at the boost side, through the rectifier FET at boost side, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise time and fall time, and should be kept as short as possible. Therefore, the output capacitor needs not only to be close to the VOUT pin, but also to the PGND pin to reduce the overshoot at the SW2 pin and the VOUT pin.

The traces from the output current sensing resistor to the ISP pin and the ISN pin must be in parallel and close to each other to avoid noise coupling.

The PGND plane and the AGND plane are connected at the terminal of the capacitor at the VCC pin. Thus the noise caused by the MOSFET driver and parasitic inductance does not interfere with the AGND and internal control circuit.

To get good thermal performance, it is recommended to use thermal vias beneath the TPS55288-Q1 connecting the PGND pin to the PGND plane, and the VOUT pin to a large VOUT area separately.

Copyright © 2021 Texas Instruments Incorporated



## 10.2 Layout Example




Figure 10-1. Layout Example

## 11 Device and Documentation Support

## 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.1.2 Development Support

### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS55288-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 11.4 Trademarks

HotRod<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 9-Nov-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS55288QRPMRQ1	Active	Production	VQFN-HR (RPM)   26	3000   LARGE T&R	Yes	Call TI   Sn	Level-2-260C-1 YEAR	-40 to 150	55288Q
TPS55288QRPMRQ1.A	Active	Production	VQFN-HR (RPM)   26	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 150	55288Q
TPS55288QWRPMRQ1	Active	Production	VQFN-HR (RPM)   26	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	55288W
TPS55288QWRPMRQ1.A	Active	Production	VQFN-HR (RPM)   26	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	55288W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS55288-Q1:

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Nov-2025

• Catalog : TPS55288

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Nov-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS55288QRPMRQ1	VQFN- HR	RPM	26	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q2
TPS55288QRPMRQ1	VQFN- HR	RPM	26	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q2
TPS55288QWRPMRQ1	VQFN- HR	RPM	26	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q2



www.ti.com 28-Nov-2024




### \*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS55288QRPMRQ1	VQFN-HR	RPM	26	3000	367.0	367.0	35.0
TPS55288QRPMRQ1	VQFN-HR	RPM	26	3000	367.0	367.0	35.0
TPS55288QWRPMRQ1	VQFN-HR	RPM	26	3000	367.0	367.0	35.0

3.5 x 4, 0.5 mm pitch

VERY THIN QUAD FLATPACK-HotRod

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.





NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.






NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025