SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007


- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Supply Current of 220 nA (Typ)
- Precision Supply Voltage Supervision Range: 1.8 V, 2.5 V, 3.0 V, 3.3 V
- Power-On Reset Generator With Selectable Delay Time of 10 ms or 200 ms
- Push/Pull RESET Output (TPS3836), RESET Output (TPS3837), or Open-Drain RESET Output (TPS3838)
- Manual Reset
- 5-Pin SOT-23 Package
- Temperature Range: -40°C to 125°C


description

The TPS3836, TPS3837, TPS3838 families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.

Applications Include

- Applications Using Automotive Low-Power DSPs, Microcontrollers, or Microprocessors
- Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Automotive Systems





During power on, \overline{RESET} is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors V_{DD} and keeps \overline{RESET} output active as long as V_{DD} remains below the threshold voltage V_{IT} . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V_{DD} has risen above the threshold voltage V_{IT} .

When CT is connected to GND a fixed delay time of typical 10 ms is asserted. When connected to V_{DD} the delay time is typically 200 ms.

When the supply voltage drops below the threshold voltage VIT, the output becomes active (low) again.

All the devices of this family have a fixed-sense threshold voltage V_{IT} set by an internal voltage divider.

The TPS3836 has an active-low push-pull RESET output. The TPS3837 has active-high push-pull RESET, and TPS3838 integrates an active-low open-drain RESET output.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

description (continued)




The product spectrum is designed for supply voltages of 1.8 V, 2.5 V, 3 V, and 3.3 V. The circuits are available in a 5-pin SOT-23 package. The TPS3836-Q-Q1, TPS3837-Q-Q1, TPS3838-Q-Q1 families are characterized for operation over a temperature range of -40° C to 125° C.

PACKAGE INFORMATION

| T _A | DEVICE NAME | THRESHOLD VOLTAGE | SYMBOL |
|----------------|--------------------------------|-------------------|--------|
| | TPS3836E18QDBVRQ1 [†] | 1.71 V | PDNQ |
| | TPS3836J25QDBVRQ1 [†] | 2.25 V | PDSQ |
| | TPS3836H30QDBVRQ1 [†] | 2.79 V | PHRQ |
| | TPS3836L30QDBVRQ1 [†] | 2.64 V | PCAQ |
| | TPS3836K33QDBVRQ1 [†] | 2.93 V | PDTQ |
| | TPS3837E18QDBVRQ1 [†] | 1.71 V | PDOQ |
| -40°C to 125°C | TPS3837J25QDBVRQ1 [†] | 2.25 V | PDRQ |
| | TPS3837L30QDBVRQ1 [†] | 2.64 V | PCBQ |
| | TPS3837K33QDBVRQ1 [†] | 2.93 V | PDUQ |
| | TPS3838E18QDBVRQ1 [†] | 1.71 V | PDQQ |
| | TPS3838J25QDBVRQ1 [†] | 2.25 V | PDPQ |
| | TPS3838L30QDBVRQ1 [†] | 2.64 V | PCCQ |
| | TPS3838K33QDBVRQ1 [†] | 2.93 V | PDVQ |

 $^{^{\}dagger}$ DBVR indicates tape and reel of 3000 parts.

ORDERING INFORMATION






SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

FUNCTION TABLE TPS3836, TPS3837, TPS3838

| MR | $V_{DD} > V_{IT}$ | RESET [†] | RESET [‡] |
|----|-------------------|--------------------|--------------------|
| L | 0 | L | Н |
| L | 1 | L | Н |
| Н | 0 | L | Н |
| Н | 1 | Н | L |

[†] TPS3836 and TPS3838


functional block diagram



[‡] TPS3837

SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

timing diagram



SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{DD} (see Note 1) | |
|--|------------------------------|
| All other pins (see Note 1) | –0.3 V to 7 V |
| Maximum low output current, I _{OL} | 5 mA |
| Maximum high output current, I _{OH} | –5 mA |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$) | ±10 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DD}$) | ±10 mA |
| Continuous total power dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, T _A | –40°C to 125°C |
| Storage temperature range, T _{stq} | –65°C to 150°C |
| Soldering temperature | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t=1000 h continuously

DISSIPATION RATING TABLE

| PACKAGE | T _A <25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING | T _A = 125°C POWER RATING |
|---------|--------------------------------------|--|---------------------------------------|---------------------------------------|--|
| DBV | 437 mW | 3.5 mW/°C | 280 mW | 227 mW | 87 mW |

recommended operating conditions at specified temperature range

| | MIN | MAX | UNIT |
|---|---------------------|---------------------|------|
| Supply voltage, V _{DD} | 1.6 | 6 | V |
| Input voltage, V _I | 0 | $V_{DD} + 0.3$ | V |
| High-level input voltage, V _{IH} | $0.7 \times V_{DD}$ | | V |
| Low-level input voltage, V _{IL} | | $0.3 \times V_{DD}$ | V |
| Input transition rise and fall rate at $\overline{\text{MR}}$, $\Delta t/\Delta V$ | | 100 | ns/V |
| Operating free-air temperature range, T _A | -40 | 125 | °C |



SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

electrical characteristics over recommended operating conditions (unless otherwise noted)

| | PARAMETER | | TEST CO | ONDITION | MIN | TYP | MAX | UNIT |
|------------------|---|--------------------|--|--------------------------|--------------------------|------|------|------|
| | | RESET | $V_{DD} = 3.3 \text{ V},$ | I _{OH} = -2 mA | | | | |
| ., | I Park Town Law March College | (TPS3836) | V _{DD} = 6 V, | $I_{OH} = -3 \text{ mA}$ | 0.8× | | | V |
| V _{OH} | High-level output voltage | RESET | $V_{DD} = 1.8 \text{ V},$ | $I_{OH} = -1 \text{ mA}$ | V_{DD} | | | V |
| | | (TPS3837) | $V_{DD} = 3.3 \text{ V},$ | $I_{OL} = -2 \text{ mA}$ | | | | |
| | | RESET | V _{DD} = 1.8 V, | I _{OL} = 1 mA | | | | |
| ., | Law law Law Law And Law Law Law | (TPS3836/8) | $V_{DD} = 3.3 \text{ V},$ | $I_{OL} = 2 \text{ mA}$ | | | | V |
| V _{OL} | Low-level output voltage | RESET | $V_{DD} = 3.3 \text{ V},$ | $I_{OL} = 2 \text{ mA}$ | | | 0.4 | V |
| | | (TPS3837) | $V_{DD} = 6 V$, | $I_{OL} = 3 \text{ mA}$ | | | | |
| | Davis vin vasat valta aa | TPS3836/8 | $V_{DD} \ge 1.1 V$, | $I_{OL} = 50 \mu A$ | | | 0.2 | |
| | Power-up reset voltage (see Note 2) | TPS3837 | V _{DD} ≥ 1.1 V, | I _{OH} = -50 μA | 0.8 × V _{DD} | | | V |
| | | TPS383xE18 | | | 1.64 | 1.71 | 1.76 | |
| | | TPS383xJ25 | = | | 2.16 | 2.25 | 2.30 | |
| V _{IT} | Negative-going input threshold voltage (see Note 3) | TPS383xH30 | = | | 2.70 | 2.79 | 2.85 | V |
| | | TPS383xL30 | = | | 2.54 | 2.64 | 2.71 | |
| | | TPS383xK33 | = | | 2.82 | 2.93 | 3.10 | |
| | | | 1.7 V < V _{IT} < 2.5 V | | | 30 | | |
| V _{hys} | Hysteresis at V _{DD} input | | 2.5 V < V _{IT} < 3.5 V | | | 40 | | mV |
| | | | 3.5 V < V _{IT} < 5 V | | | 50 | | |
| l _{iH} | High-level input current | MR (see Note 4) | $\overline{\text{MR}} = 0.7 \times V_{\text{DD}},$ | V _{DD} = 6 V | -40 | -60 | -100 | μΑ |
| | | СТ | $CT = V_{DD} = 6 V$ | | -25 | | 25 | nA |
| I _{IL} | Low-level input current | MR (see Note 4) | MR = 0 V, | V _{DD} = 6 V | -130 | -200 | -340 | μΑ |
| | · | СТ | CT = 0 V, | V _{DD} = 6 V | -25 | | 25 | nA |
| I _{OH} | High-level output current | TPS3838 | $V_{DD} = V_{IT} + 0.2 V,$ | $V_{OH} = V_{DD}$ | | | 25 | nA |
| | | | $V_{DD} > V_{IT}$ | V _{DD} < 3 V | | 220 | 500 | 4 |
| I _{DD} | Supply current | | $V_{DD} > V_{IT}$ | V _{DD} > 3 V | | 250 | 550 | nA |
| | | | V _{DD} < V _{IT} | | | 10 | 25 | μΑ |
| | Internal pullup resistor at MR | | | | | 30 | | kΩ |
| C _I | Input capacitance at MR, CT | | $V_I = 0 V \text{ to } V_{DD}$ | | | 5 | | pF |

NOTES: 2. The lowest voltage at which \overline{RESET} output becomes active. t_r , $V_{DD} \ge 15 \,\mu s/V$

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminal.

4. If manual reset is unused, $\overline{\text{MR}}$ should be connected to V_{DD} to minimize current consumption.

TPS3836E18-Q1 / J25-Q1 / H30-Q1 / L30-Q1 / K33-Q1 TPS3837E18-Q1 / J25-Q1 / L30-Q1 / K33-Q1 NANOPOWER SUPERVISORY CIRCUITS

SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

timing requirements at $R_L = 1 \text{ M}\Omega$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER | | | TEST (| CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|-------------|--------------------|--|-------------------------------|-----|-----|-----|------|
| | | at V _{DD} | $V_{IH} = V_{IT} + 0.2 V,$ | $V_{IL} = V_{IT} - 0.2 V$ | 6 | | | μs |
| t _w | Pulse width | | $V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IH} = 0.7 \times V_{DD}$ | $V_{IL} = 0.3 \times V_{DD,}$ | 1 | | | μs |

switching characteristics at R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C


| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--|--------------------------------------|---|-----|-----|-----|------|
| | Delivering | | $\begin{split} & V_{DD} \geq V_{IT} + 0.2 \text{ V,} \\ & \overline{MR} = 0.7 \times V_{DD}, \\ & \text{CT} = \text{GND,} \\ & \text{See timing diagram} \end{split}$ | 5 | 10 | 15 | |
| t _d | Delay time | | $\begin{split} &V_{DD} \geq V_{IT} + 0.2 \text{ V,} \\ &\overline{MR} = 0.7 \times V_{DD}, \\ &CT = V_{DD} \text{ ,} \\ &\text{See timing diagram} \end{split}$ | 100 | 200 | 300 | ms |
| t _{PHL} | Propagation (delay) time, high-to-low-level output | V _{DD} to RESET delay | $V_{IL} = V_{IT} - 0.2 V,$ $V_{IH} = V_{IT} + 0.2 V$ | | | 10 | μs |
| | | (TPS3836, TPS3838) | V _{IL} = 1.6 V | | | 50 | |
| t _{PLH} | Propagation (delay) time, low-to-high-level output | V _{DD} to RESET delay | $V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$ | | | 10 | μs |
| | | (TPS3837) | V _{IL} = 1.6 V | | | 50 | |
| t _{PHL} | Propagation (delay) time, high-to-low-level output | MR to RESET delay (TPS3836, TPS3838) | $V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \times V_{DD},$ | | | 0.1 | μs |
| t _{PLH} | Propagation (delay) time, low-to-high-level output | MR to RESET delay (TPS3837) | $V_{IL} = 0.7 \times V_{DD}$ | | | 0.1 | μs |


TYPICAL CHARACTERISTICS

Table of Graphs


| | | | FIGURE |
|-----------------|---|--|--------|
| I _{DD} | Supply current | vs Supply voltage | 1 |
| I _{MR} | Manual reset current | vs Manual reset voltage | 2 |
| V_{OL} | Low-level output voltage | vs Low-level output current | 3 |
| V_{OH} | High-level output voltage | vs High-level output current | 4 |
| | Normalized reset threshold voltage | vs Free-air temperature | 5 |
| | Minimum pulse duration at V _{DD} | vs V _{DD} Threshold overdrive | 6 |

TYPICAL CHARACTERISTICS





LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT 2.0 $V_{DD} = 2 V$ MR = OPEN V_{OL} - Low-Level Output Voltage - V CT = GND 1.5 $T_A = 25^{\circ}C$ 1.0 T_A = 85°C $T_A = 0$ °C 0.5 T_A = −40°C 0.0 3 4 7 0 6 I_{OL} – Low-Level Output Current – mA Figure 3




SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

TYPICAL CHARACTERISTICS

NORMALIZED RESET THRESHOLD VOLTAGE

FREE-AIR TEMPERATURE



MINIMUM PULSE DURATION AT V_{DD}

vs V_{DD} THRESHOLD OVERDRIVE




Figure 6



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | | | Part marking |
|-----------------------|--------|---------------|------------------|-----------------------|------|---------------|--------------------|------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| TPS3836J25QDBVRQ1 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | PDSQ |
| TPS3836J25QDBVRQ1.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PDSQ |
| TPS3836K33QDBVRQ1 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PDTQ |
| TPS3836K33QDBVRQ1.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PDTQ |
| TPS3836L30QDBVRQ1 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | PCAQ |
| TPS3836L30QDBVRQ1.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PCAQ |
| TPS3838K33QDBVRQ1 | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PDVQ |
| TPS3838K33QDBVRQ1.A | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PDVQ |
| TPS3838K33QDBVRQ1.B | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PDVQ |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS3836-Q1, TPS3838-Q1:

• Catalog : TPS3836, TPS3838

● Enhanced Product: TPS3836-EP

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS3836J25QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS3836K33QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS3836L30QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS3838K33QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

www.ti.com 2-Oct-2025




*All dimensions are nominal

| 7 and an order of the first and the first an | | | | | | | |
|--|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| TPS3836J25QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS3836K33QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS3836L30QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS3838K33QDBVRQ1 | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025