



SLVSDO5F - JULY 2017 - REVISED DECEMBER 2021

**TPS22916** 

# TPS22916xx 1-V-5.5-V, 2-A, 60-mΩ Ultra-Low Leakage Load Switch

#### 1 Features

- Input operating voltage range (V<sub>IN</sub>): 1 V-5.5 V
- Maximum continuous current (I<sub>MAX</sub>): 2 A
- ON-resistance (R<sub>ON</sub>):
  - 5 V<sub>IN</sub> = 60 mΩ (typ.), 100 mΩ (85°C max.)
  - 1.8 V<sub>IN</sub> = 100 mΩ (typ.), 150 mΩ (85°C max.)
  - 1 V<sub>IN</sub> = 200 mΩ (typ.), 325 mΩ (85°C max.)
- Ultra-low power consumption:
  - ON state (I<sub>Q</sub>): 0.5 μA (typ.), 1 μA (max.)
  - OFF state (I<sub>SD</sub>): 10 nA (typ.), 100 nA (max.)
  - TPS22916BL/CL/CNL (I<sub>SD</sub>): 100 nA (typ.), 300 nA (max.)
- Smart ON pin pulldown (R<sub>PD</sub>):
  - ON ≥  $V_{IH}$  ( $I_{ON}$ ): 10 nA (max.)
  - ON ≤  $V_{IL}$  ( $R_{PD}$ ): 750 kΩ (typ.)
- Slow Timing in C Version Limits Inrush Current:
  - 5-V turn-on time (t<sub>ON</sub>): 1400  $\mu$ s at 5 mV/ $\mu$ s
  - 1.8-V turn-on time (t<sub>ON</sub>): 3000 µs at 1 mV/µs
  - 1-V turn-on time ( $t_{ON}$ ): 6500  $\mu$ s at 0.3 mV/ $\mu$ s
- Fast timing in b version reduces wait time:
  - 5-V turn-on time (t<sub>ON</sub>): 115 µs at 57 mV/µs
  - 1.8-V turn-on time (t<sub>ON</sub>): 250 µs at 12 mV/µs
  - 1-V turn-on time (t<sub>ON</sub>): 510 μs at 3.3 mV/μs
- Always-ON true Reverse Current Blocking (RCB):
  - Activation current (I<sub>RCB</sub>): –500 mA (typ.)
  - Reverse leakage (I<sub>IN RCB</sub>): –300 nA (max.)
- Quick Output Discharge (QOD): 150  $\Omega$  (typ.) (N version has no QOD)
- Active low enable option (L versions)

#### 2 Applications

- Wearables
- **Smartphones**
- **Tablets**
- Portable speakers

#### 3 Description

The TPS22916xx is a small, single channel load switch using a low leakage P-Channel MOSFET for minimum power loss. Advanced gate control design supports operating voltages as low as 1 V with minimal increase in ON-resistance and power loss.

Multiple timing options are available to support various system loading conditions. For heavy capacitive loads, the slow turn-on timing in the C version minimizes the inrush current. In cases with light capacitive loads, the fast timing in the B version reduces required wait time.

The switch ON state is controlled by a digital input that is capable of interfacing directly with low-voltage control signals. Both Active High and Active Low (L) versions are available. When power is first applied, a smart pulldown is used to keep the ON pin from floating until system sequencing is complete. AFter the ON pin is deliberately driven high (≥V<sub>IH</sub>), the smart pulldown is disconnected to prevent unnecessary power loss.

The TPS22916xx is available in a small, space saving  $0.78 \text{ mm} \times 0.78 \text{ mm}$ , 0.4-mm pitch, 0.5mm height 4-pin Wafer-Chip-Scale (WCSP) package (YFP). The device is characterized for operation over a temperature range of -40°C to +85°C.


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS22916xx	WCSP (4)	0.78 mm × 0.78 mm	

For all available packages, see the orderable addendum at the end of the data sheet.

## **Device Comparison Table**

VERSION	TIMING	QOD	ENABLE (ON)
TPS22916B	Fast	Yes	Active High
TPS22916BL	Fast Yes Ac		Active Low
TPS22916C	Slow	Yes	Active High
TPS22916CN	Slow	No	Active High
TPS22916CL	Slow	Yes	Active Low
TPS22916CNL	Slow	No	Active Low



Copyright © 2017, Texas Instruments Incorporated


#### Simplified Schematic




## **Table of Contents**

	1	9 Application and Implementation	18
2 Applications	1	9.1 Application Information	18
3 Description	1	9.2 Typical Application	18
4 Revision History	<mark>2</mark>	10 Power Supply Recommendations	19
5 Pin Configuration and Functions	3	11 Layout	<mark>20</mark>
6 Specifications		11.1 Layout Guidelines	<mark>20</mark>
6.1 Absolute Maximum Ratings	4	11.2 Layout Example	<mark>20</mark>
6.2 ESD Ratings		11.3 Thermal Considerations	
6.3 Recommended Operating Conditions	4	12 Device and Documentation Support	<mark>2</mark> 1
6.4 Thermal Information	4	12.1 Documentation Support	<mark>21</mark>
6.5 Electrical Characteristics	<mark>5</mark>	12.2 Receiving Notification of Documentation U	pdates21
6.6 Switching Characteristics	6	12.3 Support Resources	21
6.7 Typical Characteristics	8	12.4 Trademarks	21
7 Parameter Measurement Information		12.5 Electrostatic Discharge Caution	21
8 Detailed Description	16	12.6 Glossary	21
8.1 Overview	16	13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	16	Information	21
8.3 Feature Description		13.1 Tape and Reel Information	22
8.4 Device Functional Modes	17	·	
<b>4 Revision History</b> NOTE: Page numbers for previous revisions	may differ f	rom page numbers in the current version.	
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202)	20) to Revis	ion F (December 2021)	Page
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202)	20) to Revis		
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202)	<b>20) to Revis</b> orderables	to the data sheet	
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)	20) to Revis orderables to Revision	to the data sheet	1
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)	orderables to Revision	to the data sheet	1
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)  Updated the numbering format for tables  Changes from Revision C (October 2018)	conderables  to Revision , figures and to Revision	to the data sheet	Page
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)  Updated the numbering format for tables  Changes from Revision C (October 2018)	to Revision figures and to Revision mm x 0.74	to the data sheet	Page
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202)  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)  Updated the numbering format for tables  Changes from Revision C (October 2018)  Changed package dimensions from 0.74  Changes from Revision B (December 201	to Revision figures and to Revision mm x 0.74 n  7) to Revision	to the data sheet	Page Page Page
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202)  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)  Updated the numbering format for tables  Changes from Revision C (October 2018)  Changed package dimensions from 0.74  Changes from Revision B (December 201	to Revision figures and to Revision mm x 0.74 n  7) to Revision	ion F (December 2021) to the data sheet  DE (September 2020) cross-references throughout the document  DE (October 2019) mm to 0.78 mm x 0.78 mm  On C (October 2018)	Page Page Page
NOTE: Page numbers for previous revisions  Changes from Revision E (September 202)  Added TPS22916CNL and TPS22916BL  Changes from Revision D (October 2019)  Updated the numbering format for tables  Changes from Revision C (October 2018)  Changed package dimensions from 0.74  Changes from Revision B (December 201)  Changed Package Drawing Dimensions  Changes from Revision A (September 201)	to Revision figures and mm x 0.74 in to Revision mm x 0.74 in 7) to Revision	ion F (December 2021) to the data sheet  DE (September 2020) cross-references throughout the document  DE (October 2019) mm to 0.78 mm x 0.78 mm  On C (October 2018)	Page1 Page1 Page1 Page1

# **5 Pin Configuration and Functions**








Figure 5-2. YFP Package 4-Pin WSON Bump View

**Table 5-1. Pin Functions** 

PIN		TYPE	DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
A1	VOUT	Power	Switch output		
A2	VIN	Power	Switch input		
B1	GND	Ground	Device ground		
B2	ON	Digital input	Device enable		



# **6 Specifications**

#### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	6	V
V <sub>OUT</sub>	Output voltage	-0.3	6	V
V <sub>ON</sub>	Enable voltage	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current		2	Α
I <sub>PLS</sub>	Maximum pulsed switch current, pulse < 300-μs, 2% duty cycle		2.5	Α
$T_{J,MAX}$	Maximum junction temperature		125	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
T <sub>LEAD</sub>	Maximum Lead temperature (10-s soldering time)		300	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

		VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
$V_{(ESD)}$	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

#### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	1	5.5	V
V <sub>OUT</sub>	Output voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage, ON	1	5.5	V
V <sub>IL</sub>	Low-level input voltage, ON	0	0.35	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

#### 6.4 Thermal Information

	Thermal Parameters <sup>(1)</sup>	TPS22916xx YFP (WCSP)	UNIT
		4 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	193	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	2.3	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	36	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	12	°C/W
ΨЈВ	Junction-to-board characterization parameter	36	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS22916

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

#### **6.5 Electrical Characteristics**

Unless otherwise noted, the specification in the following table applies for all variants over the entire recommended power supply voltage range of 1 V to 5.5 V unless noted otherwise. Typical Values are at 25°C.

	PARAMETER	TEST CO	ONDITIONS	TJ	MIN TYP	MAX	UNIT
INPUT SI	UPPLY (VIN)						
I <sub>Q,VIN</sub>	V <sub>IN</sub> Quiescent current	Enabled, V <sub>OUT</sub> = Op	en	–40°C to +85°C	0.5	1.0	μA
I <sub>SD,VIN</sub>	V <sub>IN</sub> Shutdown current	Disabled, V <sub>OUT</sub> = GI (TPS22916B/C/CN)	ND	-40°C to +85°C	10	100	nA
		Disabled, V <sub>OUT</sub> = GI CNL)	ND (TPS22916BL/CL/	-40°C to +85°C	100	300	nA
	STANCE	1					
(R <sub>ON</sub> )		T		I	1		
				25°C	60		
			V <sub>IN</sub> = 5 V	–40°C to +85°C		100	
				-40°C to +105°C		120	
				25°C	70	90	
			$V_{IN} = 3.6 \text{ V}$	–40°C to +85°C		120	
				–40°C to +105°C		140	
		I <sub>OUT</sub> = 200 mA	V <sub>IN</sub> = 1.8 V	25°C	100	125	
$R_{ON}$	ON-Resistance			–40°C to +85°C		150	mΩ
				–40°C to +105°C		175	
				25°C	150	200	
			V <sub>IN</sub> = 1.2 V	-40°C to +85°C		250	
				–40°C to +105°C		300	
			V <sub>IN</sub> = 1 V	25°C	200	275	
				-40°C to +85°C		325	
				-40°C to +105°C		375	
ENABLE	PIN (ON)	1		-			
I <sub>ON</sub>	ON Pin leakage	Enabled		–40°C to +85°C	-10	10	nA
R <sub>PD</sub>	Smart Pull Down Resistance	Disabled		-40°C to +85°C	750		kΩ
REVERS (RCB)	E CURRENT BLOCKING						
I <sub>RCB</sub>	RCB Activation Current	Enabled, V <sub>OUT</sub> > V <sub>IN</sub>	١	–40°C to +85°C	-500		mA
t <sub>RCB</sub>	RCB Activation time	Enabled, V <sub>OUT</sub> > V <sub>IN</sub>	Enabled, V <sub>OUT</sub> > V <sub>IN</sub> + 200mV		10		μs
V <sub>RCB</sub>	RCB Release Voltage	Enabled, V <sub>OUT</sub> > V <sub>IN</sub>	N .	-40°C to +85°C	25		mV
I <sub>IN,RCB</sub>	VIN Reverse Leakage Current	0 V ≤ V <sub>IN</sub> + V <sub>RCB</sub> ≤ \	0 V ≤ V <sub>IN</sub> + V <sub>RCB</sub> ≤ V <sub>OUT</sub> ≤ 5.5 V		-300		nA
	OUTPUT DISCHARGE	1		1			
QOD <sup>(1)</sup>	Output discharge resistance	Disabled (Not in TP	S22916CN/CNL)	–40°C to +85°C	150		Ω
		,	,	1	1		

<sup>(1)</sup> For more information on which devices include quick output discharge, see the *Device Functional Modes* section.



# **6.6 Switching Characteristics**

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supply voltage range of 1 V to 5.5 V at 25°C with a load of  $C_L = 0.1 \mu F$ ,  $R_L = 10 \Omega$ .

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
TPS229166 TPS229166				'	
		V <sub>IN</sub> = 5 V	115		
		V <sub>IN</sub> = 3.6 V	140		
ON	Turn On Time	V <sub>IN</sub> = 1.8 V	250		μs
		V <sub>IN</sub> = 1.2 V	350		
		V <sub>IN</sub> = 1 V	510		
		V <sub>IN</sub> = 5 V	70		
		V <sub>IN</sub> = 3.6 V	80		
RISE	Rise Time	V <sub>IN</sub> = 1.8 V	130		μs
		V <sub>IN</sub> = 1.2 V	190		
		V <sub>IN</sub> = 1 V	240		
		V <sub>IN</sub> = 5 V	57		
	Slew Rate	V <sub>IN</sub> = 3.6 V	36		mV/μs
SR <sub>ON</sub>		V <sub>IN</sub> = 1.8 V	12		
		V <sub>IN</sub> = 1.2 V	5.1		
		V <sub>IN</sub> = 1 V	3.3		
		V <sub>IN</sub> = 5 V	5		
		V <sub>IN</sub> = 3.6 V	5		
OFF	Turn Off Time	V <sub>IN</sub> = 1.8 V	10		μs
		V <sub>IN</sub> = 1.2 V	15		
		V <sub>IN</sub> = 1 V	25		
	Fall Time	$C_L = 0.1  \mu F,  R_L = 10  \Omega^{(1)}$	2.3		110
FALL	Fall Time	$C_L = 1\mu F, R_L = Open^{(1)}$	315		μs

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



## **6.6 Switching Characteristics (continued)**

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supply voltage range of 1 V to 5.5 V at 25°C with a load of  $C_L = 0.1 \mu F$ ,  $R_L = 10 \Omega$ .

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
TPS22916 TPS22916	C, TPS22916CN, TPS22916CL, CNL				
		V <sub>IN</sub> = 5 V	1400		
		V <sub>IN</sub> = 3.6 V	1700		
t <sub>ON</sub>	Turn On Time	V <sub>IN</sub> = 1.8 V	3000		μs
		V <sub>IN</sub> = 1.2 V	5000		
		V <sub>IN</sub> = 1 V	6500		
		V <sub>IN</sub> = 5 V	800		
		V <sub>IN</sub> = 3.6 V	900		
t <sub>RISE</sub>	Rise Time	V <sub>IN</sub> = 1.8 V	1400		μs
		V <sub>IN</sub> = 1.2 V	2300		
		V <sub>IN</sub> = 1 V	3000		
		V <sub>IN</sub> = 5 V	5		mV/µs
		V <sub>IN</sub> = 3.6 V	3.2		
SR <sub>ON</sub>	Slew Rate	V <sub>IN</sub> = 1.8 V	1		
		V <sub>IN</sub> = 1.2 V	0.4		
		V <sub>IN</sub> = 1 V	0.3		
		V <sub>IN</sub> = 5 V	5		
		V <sub>IN</sub> = 3.6 V	5		
t <sub>OFF</sub>	Turn Off Time	V <sub>IN</sub> = 1.8 V	10		μs
		V <sub>IN</sub> = 1.2 V	15		
		V <sub>IN</sub> = 1 V	25		
•	Fall Time <sup>(2)</sup>	$C_L = 0.1 \ \mu F, R_L = 10 \ \Omega^{(1)}$	2.3		110
t <sub>FALL</sub>	raii iiiie'-	CL = 10µF, RL = Open <sup>(1)</sup>	3150		μs


 <sup>(1)</sup> See the Fall Time (t<sub>FALL</sub>) and Quick Output Discharge (QOD) section for information on how R<sub>L</sub> and C<sub>L</sub> affect Fall Time.
 (2) Devices without Quick Output Discharge (QOD) may not discharge completely.



## **6.7 Typical Characteristics**

## **6.7.1 Typical Electrical Characteristics**

The typical characteristics curves in this section apply to all devices unless otherwise noted.





Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# **6.7.1 Typical Electrical Characteristics (continued)**


The typical characteristics curves in this section apply to all devices unless otherwise noted.










#### 6.7.2 Typical Switching Characteristics



















#### 7 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

Figure 7-1. TPS22916 Test Circuit




Figure 7-2. TPS22916 Timing Waveform




## **8 Detailed Description**

#### 8.1 Overview

This family of devices are single channel, 2-A load switches in ultra-small, space saving 4-pin WCSP package. These devices implement a low resistance P-channel MOSFET with a controlled rise time for applications that must limit inrush current.

These devices are designed to have very low leakage current during OFF state. This design prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and BOM count.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold. the pin can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, 3.3-V, or 5.5-V GPIO.

## 8.3.2 Fall Time (t<sub>FALL</sub>) and Quick Output Discharge (QOD)

The TPS22916B, TPS22916BL, TPS22916C, and TPS22916CL include a Quick Output Discharge feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of QOD and prevents the output from floating while the switch is disabled.

As load capacitance and load resistance increase: t<sub>FALL</sub> increases. The larger the load resistance or load capacitance is, the longer it takes to discharge the capacitor, resulting in a longer fall time.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

The output fall time is determined by how quickly the load capacitance is discharged and can be found using Equation 1.

$$t_{\text{FALL}} = -(R_{\text{DIS}}) \times C_{\text{L}} \times \ln(V_{10\%} / V_{90\%}) \tag{1}$$

#### Where

- $V_{10\%}$  is 10% of the initial output voltage
- V<sub>90%</sub> is 90% of the initial output voltage
- R<sub>DIS</sub> is the result of the QOD resistance in parallel with the Load Resistance R<sub>L</sub>
- C<sub>L</sub> is the load capacitance

With the Quick Output Discharge feature, the QOD resistance is in parallel with R<sub>L</sub>. This provides a lower total load resistance as seen from the load capacitance which discharges the capacitance faster resulting in a smaller t<sub>FALL</sub>.

#### 8.3.3 Full-Time Reverse Current Blocking

In a scenario where the device is enabled and V<sub>OUT</sub> is greater than V<sub>IN</sub> there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold (I<sub>RCB</sub>) is exceeded, the switch is disabled within t<sub>RCB</sub>. The switch remains off and block reverse current as long as the reverse voltage condition exists. After V<sub>OUT</sub> has dropped below the V<sub>RCB</sub> release threshold the TPS22916xx turns back on with slew rate control.

#### 8.4 Device Functional Modes

Table 8-1 describes the state for each variant as determined by the ON pin.

**Table 8-1. Device Function Table** 

ON	TPS22916B	TPS22916BL	TPS22916C	TPS22916CN	TPS22916CL	TPS22916CNL
≤ V <sub>IL</sub>	Disabled	Enabled	Disabled	Disabled	Enabled	Enabled
≥ V <sub>IH</sub>	Enabled	Disabled	Enabled	Enabled	Disabled	Disabled

Table 8-2 shows when QOD is active for each variant.

**Table 8-2. QOD Function Table** 

Device	TPS22916B	TPS22916BL	TPS22916C	TPS22916CN	TPS22916CL	TPS22916CNL
Enabled	No	No	No	No	No	No
Disabled	Yes	Yes	Yes	No	Yes	No

Table 8-3 shows when the ON pin smart pulldown is active.

Table 8-3. Smart-ON Pulldown

V <sub>ON</sub>	Pulldown
≤ V <sub>IL</sub>	Connected
≥ V <sub>IH</sub>	Disconnected

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device.

#### 9.2 Typical Application




Figure 9-1. Typical Application

#### 9.2.1 Design Requirements

For this design example, below, use the input parameters shown in Table 9-1.

Table 9-1. Design Parameters

	<b>U</b>
Design Parameter	Example Value
Input voltage (V <sub>IN</sub> )	3.6 V
Load capacitance (C <sub>L</sub> )	47 μF
Maximum inrush current (I <sub>RUSH</sub> )	300 mA

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Maximum Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to VIN voltage. This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

$$I_{RUSH} = C_L \times SR_{ON} \tag{2}$$

$$I_{RUSH} = 47 \,\mu\text{F} \times 3.2 \,\text{mV/}\mu\text{s} \tag{3}$$

$$I_{RUSH} = 150 \text{ mA}$$
 (4)

The TPS22916x offers multiple rise time options to control the inrush current during turn-on. The appropriate device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. In this case, the TPS22916C provides a slew rate slow enough to limit the inrush current to the desired amount.

#### 9.2.3 Application Curve




Figure 9-2. Inrush Current

## 10 Power Supply Recommendations

The device is designed to operate with a VIN range of 1 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance ( $C_{IN}$ ) of 1  $\mu F$  is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.




## 11 Layout

#### 11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

#### 11.2 Layout Example

Equation 3 shows an example for these devices. Notice the connection to system ground between the  $V_{OUT}$  Bypass Capacitor ground and the GND pin of the load switch,. This connection creates a ground barrier which helps to reduce the ground noise seen by the device.



VIA to Power Ground Plane

Figure 11-1. TPS22916xx Layout

#### 11.3 Thermal Considerations

The maximum IC junction temperature must be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 5 as a guideline:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}}$$
(5)

Where,

 $P_{D(max)}$  = maximum allowable power dissipation

 $T_{J(max)}$  = maximum allowable junction temperature

 $T_A$  = ambient temperature for the device

 $\theta_{JA}$  = junction to air thermal impedance. See the *Thermal Information* section.

# 12 Device and Documentation Support

#### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS22916 Load Switch Evaluation Module User's Guide

## 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossary


This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




## 13.1 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22916BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CLYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CLYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CNYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CNYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916CNLYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1
TPS22916BLYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.86	0.86	0.59	4.0	8.0	Q1

Submit Document Feedback





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22916BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CLYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916CLYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CNYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916CNYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22916CNLYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22916BLYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0

YFP0004






#### **PACKAGE OUTLINE**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.






## **EXAMPLE BOARD LAYOUT**

# YFP0004

#### DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).






# **EXAMPLE STENCIL DESIGN**

# YFP0004

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com

7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
						(4)	(5)		
TPS22916BLYFPR	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	Q
TPS22916BLYFPR.A	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	Q
TPS22916BYFPR	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(BA, R)
TPS22916BYFPR.A	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(BA, R)
TPS22916BYFPT	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(BA, R)
TPS22916BYFPT.A	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(BA, R)
TPS22916CLYFPR	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B9
TPS22916CLYFPR.A	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B9
TPS22916CLYFPT	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B9
TPS22916CLYFPT.A	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B9
TPS22916CNLYFPR	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S
TPS22916CNLYFPR.A	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	S
TPS22916CNYFPR	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B8
TPS22916CNYFPR.A	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B8
TPS22916CNYFPT	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B8
TPS22916CNYFPT.A	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B8
TPS22916CYFPR	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B7
TPS22916CYFPR.A	Active	Production	DSBGA (YFP)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B7
TPS22916CYFPT	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B7
TPS22916CYFPT.A	Active	Production	DSBGA (YFP)   4	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	В7

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



# PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated