

TPS2291xx, 5.5V, 2A, 37mΩ On-Resistance Load Switch

1 Features

- Integrated Single Channel Load Switch
- Input Voltage Range: 1.05V to 5.5V
- Low On-Resistance (R_{ON})
 - R_{ON} = 37m Ω (Typical) at V_{IN} = 5V
 - $-R_{ON} = 38m\Omega$ (Typical) at $V_{IN} = 3.3V$
 - R_{ON} = 43mΩ (Typical) at V_{IN} = 1.8V
- 2A Maximum Continuous Switch Current
- Low Quiescent Current
 - 7.7µA (Typical) at $V_{IN} = 3.3V$
- Low Control Input Threshold Enables Use of 1V or **Higher GPIO**
- Controlled Slew Rate
 - t_R(TPS22914B/15B) = 64µs at V_{IN} = 3.3V
 - t_R(TPS22914C/15C) = 913 μ s at V_{IN} = 3.3V
- Quick Output Discharge (TPS22915 only)
- Ultra-Small Wafer-Chip-Scale Package
 - 0.74mm × 0.74mm, 0.4mm Pitch, 0.5mm Height (YFP)
- ESD Performance Tested per JESD 22
 - 2kV HBM and 1kV CDM

2 Applications

- Smartphones, Mobile Phones
- Ultrathin, Ultrabook™ / Notebook PC
- **Tablet PC**
- Wearable Technology
- Solid State Drives
- **Digital Cameras**

80 70 85°C 105°C 60 Row (mΩ) 50 40 30 1.55 2.05 2.55 3.05 3.55 4.05 4.55

 R_{ON} vs V_{IN} ($I_{OUT} = -200$ mA)

3 Description

The TPS22914/15 is a small, low R_{ON}, single channel load switch with controlled slew rate. The device contains an N-channel MOSFET that can operate over an input voltage range of 1.05V to 5.5V and can support a maximum continuous current of 2A. The switch is controlled by an on and off input, which is capable of interfacing directly with low-voltage control signals.


The small size and low R_{ON} makes the device designed for being use in space-constrained, batterypowered applications. The wide input voltage range of the switch makes the device a versatile design for many different voltage rails. The controlled rise time of the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating power supply droop. The TPS22915 further reduces the total solution size by integrating a 143Ω pulldown resistor for quick output discharge (QOD) when the switch is turned off.

The TPS22914/15 is available in a small, spacesaving 0.74mm × 0.74mm, 0.4mm pitch, 0.5mm height 4-pin Wafer-Chip-Scale (WCSP) package (YFP). The device is characterized for operation over the free-air temperature range of -40°C to +105°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
TPS22914B		
TPS22914C	DSBGA (4)	0.74mm × 0.74mm
TPS22915B	D3BGA (4)	0.74111111 × 0.74111111
TPS22915C		

- For more information, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features	8.3 Feature Description	16
2 Applications1	8.4 Device Functional Modes	
3 Description	9 Application and Implementation	18
4 Device Comparison Table3	9.1 Application Information	
5 Pin Configuration and Functions3	9.2 Typical Application	
6 Specifications4	9.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings4	9.4 Layout	
6.2 ESD Ratings	10 Device and Documentation Support	
6.3 Recommended Operating Conditions4	10.1 Documentation Support	
6.4 Thermal Information4	10.2 Related Links	
6.5 Electrical Characteristics5	10.3 Receiving Notification of Documentation Upda	tes <mark>22</mark>
6.6 Switching Characteristics8	10.4 Support Resources	
6.7 Typical DC Characteristics9	10.5 Trademarks	
6.8 Typical AC Characteristics (TPS22914B/15B) 11	10.6 Electrostatic Discharge Caution	
6.9 Typical AC Characteristics (TPS22914C/15C) 13	10.7 Glossary	
7 Parameter Measurement Information15	11 Revision History	
8 Detailed Description16	12 Mechanical, Packaging, and Orderable	
8.1 Overview	Information	23
8 2 Functional Block Diagram 16		



4 Device Comparison Table

DEVICE	R _{ON} at 3.3V (TYPICAL)	t _R at 3.3V (TYPICAL)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22914B	38mΩ	64µs	No	2A	Active High
TPS22914C	38mΩ	913µs	No	2A	Active High
TPS22915B	38mΩ	64µs	Yes	2A	Active High
TPS22915C	38mΩ	913µs	Yes	2A	Active High

5 Pin Configuration and Functions




Figure 5-1. YFP PACKAGE 4 PIN DSBGA TOP VIEW

Table 5-1. Pin Description

В	ON	GND
Α	VIN	VOUT
	2	1

Table 5-2. Pin Functions

	PIN		PIN TYPE(1)		DESCRIPTION
NO.	NAME	1176	DESCRIPTION		
A1	VOUT	0	Switch output. Place ceramic bypass capacitors between this pin and GND. See the <i>Detailed Description</i> section for more information		
A2	VIN	I	Switch input. Place ceramic bypass capacitors between this pin and GND. See the <i>Detailed Description</i> section for more information		
B1	GND	_	Device ground		
B2	ON	I	Active high switch control input. Do not leave floating		

(1) I = Input; O = Output.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V _{ON}	ON voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		2	Α
I _{PLS}	Maximum pulsed switch current, pulse < 300µs, 2% duty cycle		2.5	Α
TJ	Maximum junction temperature		125	°C
T _{STG}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
Lectrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Input voltage		1.05	5.5	٧
V _{ON}	ON voltage		0	5.5	V
V _{OUT}	Output voltage			V _{IN}	V
V _{IH, ON}	High-level input voltage, ON	V _{IN} = 1.05V to 5.5V	1	5.5	٧
V _{IL, ON}	Low-level input voltage, ON	V _{IN} = 1.05V to 5.5V	0	0.5	٧
T _A	Operating free-air temperature rai	nge ⁽¹⁾	-40	105	°C
C _{IN}	Input Capacitor		1 ⁽²⁾		μF

⁽¹⁾ In applications where high power dissipation or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(MAX)}], the maximum power dissipation of the device in the application [P_{D(MAX)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(MAX)} = T_{J(MAX)} – (θ_{JA} × P_{D(MAX)}).

6.4 Thermal Information

		TPS2291x	
	THERMAL METRIC ⁽¹⁾	YFP (DSBGA)	UNIT
		4 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	193	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	2.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36	°C/W
ΨЈТ	Junction-to-top characterization parameter	12	°C/W

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Refer to the *Detailed Description* section.



6.4 Thermal Information (continued)

		TPS2291x	
	THERMAL METRIC(1)	YFP (DSBGA)	UNIT
		4 PINS	
ΨЈВ	Junction-to-board characterization parameter	36	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \le T_{A} \le +105^{\circ}\text{C}$. **Typical values are for T_{A} = 25°C.**

	PARAMETER	TEST C	ONDITION	T _A	MIN	TYP	MAX	UNIT
			\/ - 5 5\/	-40°C to +85°C		7.7	10.8	
			V _{IN} = 5.5V	-40°C to +105°C			12.1	Ì
			\/ - E\/	-40°C to +85°C		7.6	9.6	Ì
			V _{IN} = 5V	-40°C to +105°C			11.9	Ì
			V _{IN} = 3.3V	-40°C to +85°C		7.7	9.6	Ì
	Quiescent current	V _{ON} = 5V, I _{OUT} = 0A	V _{IN} - 3.3V	-40°C to +105°C			12	
	(TPS22914B/15B)	V _{ON} - 5V, I _{OUT} - UA	V _{IN} = 1.8V	-40°C to +85°C		8.4	11	μA
			V _{IN} - 1.6V	-40°C to +105°C			13.5	İ
			V = 4.2V	-40°C to +85°C		7.4	10.4	
			V _{IN} = 1.2V	-40°C to +105°C			13.9	
			V _{IN} = 1.05V	-40°C to +85°C		6.7	10.9	
				-40°C to +105°C			11.7	
I _{Q, VIN}			V _{IN} = 5.5V	-40°C to +85°C		7.7	11.5	
				-40°C to +105°C			14.1	- - - - - -
			V _{IN} = 5V	-40°C to +85°C		7.6	11.1	
				-40°C to +105°C			13.7	
			V = 2.2V	-40°C to +85°C		7.7	10.7	
	Quiescent current	\\ - 5\\ I - 00	V _{IN} = 3.3V	-40°C to +105°C			13.3	
	(TPS22914C/15C)	$V_{ON} = 5V$, $I_{OUT} = 0A$	\/ = 4.9\/	-40°C to +85°C		8.4	11.7	μA
			V _{IN} = 1.8V	-40°C to +105°C			13.4	İ
			V = 1.2V	-40°C to +85°C		7.4	11	Ì
			V _{IN} = 1.2V	-40°C to +105°C			12.8	Ì
			\/ = 4.05\/	-40°C to +85°C		6.7	10.9	Ì
			V _{IN} = 1.05V	-40°C to +105°C			10.9	İ



6.5 Electrical Characteristics (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +105^{\circ}\text{C}$. **Typical values are for T_A = 25°C.**

	PARAMETER	TEST CO	ONDITION	T _A	MIN	TYP	MAX	UNIT
			\/ - F 5\/	-40°C to +85°C		0.5	2	
			$V_{IN} = 5.5V$	-40°C to +105°C			3	
			Notition Ta Min Typ Max VIN = 5.5V -40°C to +85°C 0.5 -40°C to +105°C -40°C to +85°C 0.5 -40°C to +85°C 0.5 -40°C to +105°C -40°C to +85°C 0.5 -40°C to +105°C -40°C to +105°C -40°C to +85°C 0.5 -40°C to +85°C 0.5 -40°C to +105°C -40°C to +105°C -40°C to +105°C -50°C -40°C to +105°C -40°C to +105°C -50°C -50°C -40°C to +105°C -50°C -50°C -50°C -50°C -40°C to +105°C -50°C 2					
	V _{IN} = 5.5V	3						
			0.5	2				
ı.		3						
I _{SD, VIN}	Shutdown current	$V_{ON} = 0V, V_{OUT} = 0V$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	μA				
	Shutdown current $V_{ON} = 0V, V_{OUT} = 0V$ $V_{IN} = 1.8V$ $V_{IN} = 1.8V$ $V_{IN} = 1.2V$ $V_{IN} = 1.05V$ $V_{IN} = 5.5V, I_{OUT} = 0A$ $V_{IN} = 5.5V, I_{OUT} = 0A$ $V_{IN} = 5.5V, I_{OUT} = -200mA$ $V_{IN} = 5.5V, I_{OUT$	3						
		2						
			V _{IN} = 1.2V	-40°C to +105°C			5 2 3 4 2 3 4 2 3 0.1 67 40 51 57 67 41 57 67 41 57 67 41 52 58 68 41 52 59	
				-40°C to +85°C		3 0.4 2 3 0.1 µ 37 40 51 m 57 37 41 51 m 57 37 41		
			$V_{IN} = 1.05V$	-40°C to +105°C			3 2 3 2 3 0.1 40 51 57 41 51 57 41 52 58	
I _{ON}		V _{IN} = 5.5V, I _{OUT} = 0A	1	-40°C to +105°C			0.1	μA
				25°C		37	40	
		V _{IN} = 5.5V, I _{OUT} = -200	V _{IN} = 5.5V, I _{OUT} = -200mA				51	mΩ
						-	57	
			V _{IN} = 5V, I _{OUT} = -200mA			37	41	
		V _{IN} = 5V, I _{OUT} = -200m					51	mΩ
						-	57	
			V _{IN} = 4.2V, I _{OUT} = –200mA			37	41	mΩ
		$V_{IN} = 4.2V, I_{OUT} = -200$					52	
				-40°C to +105°C			58	- I
						38	41	
		$V_{IN} = 3.3V$, $I_{OUT} = -200$)mA	-40°C to +85°C			52	-
_				-40°C to +105°C			59	
R _{ON}	On-resistance			25°C		38	42	
		$V_{IN} = 2.5V$, $I_{OUT} = -200$)mA	-40°C to +85°C			53	mΩ
				-40°C to +105°C			58	
				25°C		43	48	
		$V_{IN} = 1.8V, I_{OUT} = -200$)mA	-40°C to +85°C			59	mΩ
				-40°C to +105°C			66	
				25°C		52	61	
		V _{IN} = 1.2V, I _{OUT} = -200)mA	-40°C to +85°C			73	mΩ
				-40°C to +105°C			85	- 1
				25°C		63	96	
		$V_{IN} = 1.05V, I_{OUT} = -20$	V _{IN} = 1.05V, I _{OUT} = -200mA				102	mΩ
				-40°C to +105°C			107	



6.5 Electrical Characteristics (continued)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +105^{\circ}\text{C}$. **Typical values are for T_A = 25°C.**

	PARAMETER	TEST CONDITION	T _A	MIN	TYP	MAX	UNIT
		V _{IN} = 5.5V					
		V _{IN} = 5V			100		
		V _{IN} = 3.3V			98		
V _{HYS}	ON pin hysteresis	V _{IN} = 2.5V	25°C		96		mV
		V _{IN} = 1.8V			96		
		V _{IN} = 1.2V			94		
		V _{IN} = 1.05V			92		
R _{PD} (1)	Output pull down resistor	$V_{IN} = V_{OUT} = 3.3V, V_{ON} = 0V$	-40°C to +105°C		143	200	Ω

⁽¹⁾ TPS22915B/C only.




6.6 Switching Characteristics


Refer to the timing test circuit in Figure 7-1 (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN is already in steady state condition before the ON pin is asserted high.

	PARAMETER	TEST CONDITION	TYP (TPS22914B/15B)	TYP (TPS22914C/15C)	UNIT
V _{IN} = 5	V, V _{ON} = 5V, T _A = 25°C (unless otherwis	e noted)			
t _{ON}	Turnon time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	104	1300	μs
t _{OFF}	Turnoff time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	2	2	μs
t _R	V _{OUT} rise time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	89	1277	μs
t _F	V _{OUT} fall time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	2	2	μs
t _D	Delay time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	59	663	μs
V _{IN} = 3	.3V, V _{ON} = 5V, T _A = 25°C (unless otherw	ise noted)			
t _{ON}	Turnon time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	83	1077	μs
t _{OFF}	Turnoff time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	2	2	μs
t _R	V _{OUT} rise time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	64	913	μs
t _F	V _{OUT} fall time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	2	2	μs
t _D	Delay time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	52	622	μs
V _{IN} = 1	.05V, V_{ON} = 5V, T_A = 25°C (unless other	wise noted)			
t _{ON}	Turnon time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	61	752	μs
t _{OFF}	Turnoff time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	3	3	μs
t _R	V _{OUT} rise time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	28	409	μs
t _F	V _{OUT} fall time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	2	2	μs
t _D	Delay time	$R_L = 10\Omega$, $C_{IN} = 1\mu F$, $C_{OUT} = 0.1\mu F$	47	547	μs




6.7 Typical DC Characteristics








6.8 Typical AC Characteristics (TPS22914B/15B)











6.9 Typical AC Characteristics (TPS22914C/15C)










7 Parameter Measurement Information



A. Rise and fall times of the control signal is 100ns

Figure 7-1. Test Circuit




Figure 7-2. Timing Waveforms


8 Detailed Description

8.1 Overview

The device is a 5.5V, 2A load switch in a 4-pin YFP package. To reduce voltage drop for low voltage and high current rails, the device implements an ultra-low resistance N-channel MOSFET which reduces the drop out voltage through the device.

The device has a controlled and fixed slew rate which helps reduce or eliminate power supply droop due to large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 On and Off Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making the device capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. The device can be used with any microcontroller with 1V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

8.3.2 Input Capacitor (C_{IN})

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1µF



ceramic capacitor, C_{IN} , placed close to the pins, is typically sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, use an input capacitor approximately 10 times higher than the output capacitor to avoid excessive voltage drop.

8.3.3 Output Capacitor (C_L)

Due to the integrated body diode in the MOSFET, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This can result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

8.4 Device Functional Modes

Table 8-1 describes the connection of the VOUT pin depending on the state of the ON pin.

Table 8-1. VOUT Connection

ON	TPS22914	TPS22915
L	Open	GND
Н	VIN	VIN



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device.

9.2 Typical Application

This typical application demonstrates how the TPS22914 and TPS22915 can be used to power downstream modules.




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the input parameters shown in Table 9-1.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	5V
Load current	2A



9.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- Load Current

9.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the VIN conditions of the device. Refer to the R_{ON} specification of the device in the *Electrical Characteristics* table of this data sheet. Once the R_{ON} of the device is determined based upon the VIN conditions, use Equation 1 to calculate the VIN to VOUT voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON} \tag{1}$$

where

- ΔV = voltage drop from VIN to VOUT
- I_{LOAD} = load current
- R_{ON} = On-resistance of the device for a specific V_{IN}

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

9.2.2.2 Inrush Current

To determine how much inrush current is caused by the C_L capacitor, use Equation 2.


$$I_{\text{INRUSH}} = C_{\text{L}} \times \frac{dV_{\text{OUT}}}{dt}$$
 (2)

where

- I_{INRUSH} = amount of inrush caused by C_I
- C_I = capacitance on VOUT
- dt = rise time in VOUT during the ramp up of VOUT when the device is enabled
- dV_{OUT} = change in VOUT during the ramp up of VOUT when the device is enabled

An appropriate C_L value must be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

9.2.3 Application Curves



9.3 Power Supply Recommendations

The device is designed to operate from a VIN range of 1.05V to 5.5V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended $1\mu F$ bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of $1\mu F$ can be sufficient.

9.4 Layout

9.4.1 Layout Guidelines

- 1. VIN and VOUT traces must be as short and wide as possible to accommodate for high current.
- 2. The VIN pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1μF ceramic with X5R or X7R dielectric. This capacitor must be placed as close to the device pins as possible.
- 3. The VOUT pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor must be placed as close to the device pins as possible.

9.4.1.1 Thermal Considerations

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances can have on normal and short-circuit operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature must be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 3.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$
(3)

where

- P_{D(MAX)} = maximum allowable power dissipation
- T_{J(MAX)} = maximum allowable junction temperature (125°C for the TPS22914/15)
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. Refer to the *Thermal Information* table. This parameter is highly dependent upon board layout.



9.4.2 Layout Example




Figure 9-4. Recommended Board Layout

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Basics of Load Switches
- Managing Inrush Current
- Load Switch Thermal Considerations
- Using the TPS22915BEVM-078 Single Channel Load Switch IC
- Implementing Ship Mode Using the TPS22915B Load Switches

10.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL **TOOLS &** SUPPORT & PRODUCT FOLDER **PARTS SAMPLE & BUY DOCUMENTS** SOFTWARE COMMUNITY TPS22914B Click here Click here Click here Click here Click here TPS22914C Click here Click here Click here Click here Click here TPS22915B Click here Click here Click here Click here Click here TPS22915C Click here Click here Click here Click here Click here

Table 10-1. Related Links

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

Ultrabook[™] is a trademark of Intel.

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Changes from Revision E (October 2020) to Revision F (July 2025)	Page
Updated the size of the device	1
Updated package size in the Description paragraph	1
Changes from Revision D (September 2016) to Revision E (October 2020)	Page
 Updated the numbering format for tables, figures and cross-references throughout the document 	1
Updated the body size in the <i>Device Information</i> table	1

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 7-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(.,	(=)			(0)	(4)	(5)		(0)
TPS22914BYFPR	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S 3
TPS22914BYFPR.A	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S 3
TPS22914BYFPT	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S 3
TPS22914BYFPT.A	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S 3
TPS22914CYFPR	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6
TPS22914CYFPR.A	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6
TPS22914CYFPT	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6
TPS22914CYFPT.A	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S6
TPS22915BYFPR	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4
TPS22915BYFPR.A	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4
TPS22915BYFPT	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4
TPS22915BYFPT.A	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S4
TPS22915CYFPR	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7
TPS22915CYFPR.A	Active	Production	DSBGA (YFP) 4	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7
TPS22915CYFPT	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7
TPS22915CYFPT.A	Active	Production	DSBGA (YFP) 4	250 SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 105	S7

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Nov-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 13-Sep-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22914BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22914CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915BYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915CYFPR	DSBGA	YFP	4	3000	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1
TPS22915CYFPT	DSBGA	YFP	4	250	180.0	8.4	0.85	0.85	0.64	4.0	8.0	Q1



www.ti.com 13-Sep-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22914BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22914CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22914CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22915BYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915BYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0
TPS22915CYFPR	DSBGA	YFP	4	3000	182.0	182.0	20.0
TPS22915CYFPT	DSBGA	YFP	4	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025