









TMUX2889 SCDS464B - JUNE 2023 - REVISED JULY 2024

TMUX2889 5V Beyond the Supply, Low Ron, Powered Off Protection Switch with 1.8V Logic

1 Features

- Supply range: 1.8V to 5.5V
- Beyond the supply signal range: -5.5V to 5.5V
- High current support: >1A (maximum)
- Ultra-low on-resistance: 0.2Ω
- Low on-resistance flatness: $1m\Omega$
- Low THD+N: 0.001% (-100dB)
- -40°C to +125°C operating temperature
- Powered off protection
- Over temperature protection
- 1.8V logic compatible
- Fail-safe logic
- Break-before-make switching

2 Applications

- Land mobile radios
- Defense radios
- Ultrasonic gas flow transmitters
- Smart drug delivery
- Analog input modules
- Industrial module detection

3 Description

The TMUX2889 is a complementary metal-oxide semiconductor (CMOS) multiplexer independently selectable 2:1, single-pole, doublethrow (SPDT) switch channels. This device works with a single supply (1.6V to 5.5V), but can pass bidirectional analog and digital signals beyond the supply from -5.5V to 5.5V.


The TMUX2889 also features powered off protection up to ±5.5V, which isolates the switch even when there is no supply voltage present ($V_{DD} = 0V$). Without this protection feature, any voltage on the switch can back-power the supply rail through an internal ESD diode and cause potential damage to the rest of the system.

With 0.001% THD+N and $1m\Omega$ R_{ON}-flatness, the TMUX2889 is designed for passing precision analog and audio signals without adding distortion.

Package Information

		•	
PART NUMBER		PACKAGE (1)	PACKAGE SIZE (2)
	TMUX2889	YBH (DSBGA, 9)	1.6mm × 1.6mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



TMUX2889 Block Diagram



Table of Contents

1 Features	
2 Applications	
3 Description	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Thermal Information	5
5.4 Recommended Operating Conditions	5 8
5.5 Source or Drain Continuous Current	
5.6 Electrical Characteristics	6
5.7 Switching Characteristics	7
5.8 Typical Characteristics	8
6 Parameter Measurement Information1	2 9 I
6.1 On-Resistance1	2
6.2 On-Leakage Current1	2
6.3 Off-Leakage Current1	3
6.4 Power-Off Leakage Current1	
6.5 t _{ON (VDD)} and t _{OFF (VDD)} Time1	
6.6 Transition Time1	4 10
6.7 Break-Before-Make1	
6.8 Propagation Delay1	5
6.9 THD + Noise1	
6.10 Power Supply Rejection Ratio (PSRR)1	6

6.11 Charge injection	17
6.12 Bandwidth	17
6.13 Off Isolation	18
6.14 Crosstalk	19
7 Detailed Description	20
7.1 Functional Block Diagram	20
7.2 Truth Table	
7.3 Feature Description	20
8 Application and Implementation	22
8.1 Application Information	. 22
8.2 Typical Applications	. 22
8.3 Power Supply Recommendations	23
8.4 Layout	. 24
9 Device and Documentation Support	26
9.1 Receiving Notification of Documentation Updates	26
9.2 Support Resources	26
9.3 Trademarks	26
9.4 Electrostatic Discharge Caution	26
9.5 Glossary	26
10 Revision History	26
11 Mechanical, Packaging, and Orderable	
Information	26
11.1 Mechanical Data	. 27



4 Pin Configuration and Functions




Figure 4-1. YBH Package, 9-Ball DSBGA (Bottom View, Bump Side Up)

Legend				
Power	Input			
Input or Output	Ground			

Table 4-1. Pin Functions

	PIN	 (1)	
NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION
A1	S1A	I/O	Source pin 1A. Can be an input or output.
A2	SEL	I	Logic control input. Controls the switch connection as provided in Table 7-1.
A3	S2A	I/O	Source pin 2A. Can be an input or output.
B1	D1	I/O	Drain pin 1. Can be an input or output.
B2	GND	GND	Ground (0 V) reference
В3	D2	I/O	Drain pin 2. Can be an input or output.
C1	S1B	I/O	Source pin 1B. Can be an input or output.
C2	VDD	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between VDD and GND. Controls the switch connection as provided in Table 7-1
C3	S2B	I/O	Source pin 2B. Can be an input or output.

(1) I = input, I/O = input or output, GND = ground, P = power.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{DD} to GND	Supply voltage	-0.5	6	V
V _{SEL} to GND	Logic control input pin voltage	-0.5	6	V
V _S or V _D to GND	Source or drain voltage (Sx, Dx) to ground	-7.5	7.5	V
I _{SEL}	Logic control input pin current	-30	30	mA
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)		I _{DC} + 10 % ⁽³⁾	mA
T _A	Ambient temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation ⁽⁴⁾		750	mW

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Refer to Source or Drain Continuous Current table for I_{DC} specifications.
- (4) For WCSP package: P_{tot} derates linearily above $T_A = 70^{\circ}$ C by 9.4mW/°C.

5.2 ESD Ratings

				VALUE	UNIT	
TMUX2889	TMUX2889					
V	. atic	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾	All pine	±3000	.,,	
V _(ESD)	discharg e	Charged device model (CDM), per ANSI/ ESDA/JEDEC JS-002 ⁽²⁾	- All pins	±1500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Thermal Information

		TMUX2889	
	THERMAL METRIC(1)	(YBH)	UNIT
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	106	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	31.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	31.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD}	Positive power supply voltage	1.8 ⁽¹⁾	5.5	V
V _S or V _D	Signal path input/output voltage (source or drain pin) (Sx, D)	-5.5	5.5	V
V _{SEL} or V _{EN}	Address or enable pin voltage	0	5.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} (2)	Α
T _A	Ambient temperature	-40	125	°C

⁽¹⁾ Device operational $\pm 10\%$ of minimum V_{DD} down to 1.6V

5.5 Source or Drain Continuous Current

V_{DD} = 3.3 V, GND = 0 V (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I _{DC}) (1)						
PACKAGE	T _A = 25°C	T _A = 85°C	T _A = 125°C	UNIT		
YBH	1.1	0.87	0.4	Α		

⁽¹⁾ Refer to Total power dissipation (P_{tot}) limits in Absolute Maximum Ratings table that must be followed with max continuous current specification.

⁽²⁾ Refer to Source or Drain Continuous Current table for I_{DC} specifications.



5.6 Electrical Characteristics

 V_{DD} = 3.3 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = 3.3 V T_A = 25°C (unless otherwise noted)

	$V_{DD} = 3.3 \text{ V } I_A = 25 \text{ C (unless)}$ PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
			25°C		0.15	0.18	Ω
R _{ON}	On-resistance	$V_S = -5 \text{ V to } +5 \text{ V}$ $I_D = -100 \text{ mA}$	-40°C to +85°C			0.225	Ω
		ID 100 IIIA	-40°C to +125°C			0.25	Ω
			25°C		0.003	0.035	Ω
ΔR_{ON}	On-resistance mismatch between	$V_S = -5 \text{ V to } +5 \text{ V}$ $I_D = -100 \text{ mA}$	-40°C to +85°C			0.04	Ω
	Charmers	1D = -100 IIIA	-40°C to +125°C		-	0.06	Ω
			25°C		0.001	0.015	Ω
R _{ON FLAT}	On-resistance flatness	$V_S = -5 \text{ V to } +5 \text{ V}$ $I_D = -100 \text{ mA}$	-40°C to +85°C			0.07	Ω
R _{ON DRIFT} O		ID = -100 IIIA	-40°C to +125°C			0.09	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = -100 mA	-40°C to +125°C		0.001		Ω/°C
		V _{DD} = 0 V	25°C		0.02		uA
I _{S(POFF)}	Source powered-off leakage current	$V_S = +5 V / 0 V$	-40°C to +85°C	-0.1		0.18 G 0.225 G 0.25 G 0.035 G 0.04 G 0.06 G 0.015 G 0.07 G 0.09 G 0.1 U 0.1 U 2 U 0.1 U 1 U 0.1 U 0.1 U 1 U 0.1 U 1 U 0.1 U 0	uA
	Carrent	V _D = 0 V / + 5 V	-40°C to +125°C	-2			uA
		V _{DD} = 0 V	25°C		0.02		uA
I _{D(POFF)}	Drain powered-off leakage current	$V_S = +5 \text{V} / 0 \text{V}$	-40°C to +85°C	-0.1		0.1	uA
	diront	V _D = 0 V / + 5 V	-40°C to +125°C	-2		0.04 0.06 0.015 0.07 0.09 0.1 2 0.1 1 0.1 1 5.5 0.6	uA
		V _{DD} = 3.3 V	25°C		0.02)2	uA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +5 \text{ V} / -5 \text{ V}$ $V_D = -5 \text{ V} / + 5 \text{ V}$	-40°C to +85°C	-0.1		0.1	uA
			-40°C to +125°C	-1		1	uA
		V _{DD} = 3.3 V	25°C		0.02		uA
I _{S(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = \pm 5 \text{ V}$	-40°C to +85°C	-0.1		0.1	uA
ARON On-rechant RON FLAT On-re RON DRIFT On-re I _{S(POFF)} Source I _{S(OFF)} Source I _{S(OFF)} Source I _{S(ON)} Chance I _{D(ON)} Chance LOGIC INPUTS V _{IH} Logice V _{IL} Logic I _{IH} Input I _{IL} Input C _{IN} Logic POWER SUPPLE			-40°C to +125°C	-1		1	uA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		-40°C to +125°C	1.1		5.5	V
V _{IL}	Logic voltage low		-40°C to +125°C	0		0.6	V
I _{IH}	Input leakage current		-40°C to +125°C		1	80	nA
I _{IL}	Input leakage current		-40°C to +125°C	-10	-1		nA
C _{IN}	Logic input capacitance		-40°C to +125°C		5		pF
POWER S	SUPPLY						
			25°C		55	125	μΑ
I_{DD}	V _{DD} supply current	V_{DD} = 1.6 V to 5.5 V Logic inputs = 0 V, 5 V, or V_{DD}	-40°C to +85°C			130	μΑ
			-40°C to +125°C			140	μA

 ⁽¹⁾ When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.
 (2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.




5.7 Switching Characteristics

 V_{DD} = 3.3 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = 3.3 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN TYP	MAX	UNIT
			25°C	10	340	us
t _{TRAN}	Transition time from control input	$V_S = 3.3 \text{ V}$ $R_L = 50 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		490	us
		π – 30 Ω, Οι – 33 μι	-40°C to +125°C		490	us
		V _{DD} = 1.8 V to 2.5 V	25°C	40	420	us
t _{BBM}	Break-before-make time delay	V _S = 3.3 V	-40°C to +85°C	40	490	us
ı		$R_L = 50 \Omega, C_L = 35 pF$	-40°C to +125°C	40	490	us
t _{ON (VDD)}	Device turn on time (V _{DD} to output)	V_{DD} rise time = 1 μ s R _L = 50 Ω , C _L = 35 pF	25°C	175		us
Q _{INJ}	Charge injection	V _S = 0 V, C _L = 100 pF	25°C	5		рС
O _{ISO}	Off-isolation	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} =0 V, f = 100 kHz	25°C	-55		dB
X _{TALK}	Crosstalk	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} =0 V, f = 100 kHz	25°C	-100		dB
BW	–3dB Bandwidth	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} =0 V	25°C	72		MHz
IL	Insertion loss	R_L = 50 Ω , C_L = 5 pF V_S = 200 mV _{RMS} , V_{BIAS} =0 V, f = 1 MHz	25°C	-0.01		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} R_L = 32 Ω , C_L = 5 pF, f = 20 kHz	25°C	-80		dB
			25°C	0.0006		%
			-40°C to +85°C	0.001		%
		$V_{PP} = 0.5 \text{ V}, V_{BIAS} = 0 \text{ V}$	-40°C to +125°C	0.001		%
		$R_L = 600 \Omega$ f = 20 Hz to 20 kHz	25°C	-105		dB
			-40°C to +85°C	-100		dB
THD+N	Total Harmonic Distortion + Noise		-40°C to +125°C	-100		dB
IIIDIN	Total Flamionic Distortion - Noise		25°C	0.0008	10 340 490 490 490 490 175 5 -55 -100 72 N 0.0006 0.001 -105 -100 -100 0.0008 0.001 0.001 -102 -100 -100 70 40	%
			-40°C to +85°C	0.001		%
ton (VDD) QINJ OISO XTALK BW IL ACPSRR THD+N CS(OFF) CS(ON), CD(ON)		$V_{PP} = 0.5 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_{I} = 32 \Omega$	-40°C to +125°C	0.001		%
		f = 20 Hz to 20 kHz	25°C	-102		dB
			-40°C to +85°C	-100		dB
			-40°C to +125°C	-100		dB
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C	70		pF
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C	40		pF
T _{SD}	Thermal Shutdown			160		°C
T _{HYST}	Thermal Hysteresis			20		°C




5.8 Typical Characteristics






5.8 Typical Characteristics (continued)







5.8 Typical Characteristics (continued)



5.8 Typical Characteristics (continued)





6 Parameter Measurement Information

6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. Figure 6-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$.




Figure 6-1. On-Resistance Measurement Setup

6.2 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$. Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$. Either the source pin or drain pin is left floating during the measurement. Figure 6-2 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 6-2. On-Leakage Measurement Setup

Product Folder Links: TMUX2889

12

6.3 Off-Leakage Current

Source and drain off-leakage current is defined as the leakage current flowing into or out of the source or drain pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$ and $I_{D(OFF)}$. Figure 6-3 shows the setup used to measure off-leakage current.




Figure 6-3. Off-Leakage Measurement Setup

6.4 Power-Off Leakage Current

Powered-off source and drain leakage current is defined as the leakage current flowing into or out of the source or drain pin when the device is powered off. This current is denoted by the symbol $I_{PS(OFF)}$ and $I_{PD(OFF)}$. Figure 6-4 shows the setup used to measure off-leakage current.




Figure 6-4. Power-off Leakage Measurement Setup



6.5 t_{ON (VDD)} and t_{OFF (VDD)} Time

The $t_{ON\ (VDD)}$ time is defined as the time taken by the output of the device to rise 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. Figure 6-5 shows the setup used to measure turn on time, denoted by the symbol $t_{ON\ (VDD)}$




Figure 6-5. t_{ON (VDD)} and t_{OFF (VDD)} Time Measurement Setup

6.6 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the control signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 6-6 shows the setup used to measure transition time, denoted by the symbol transition.




Figure 6-6. Transition-Time Measurement Setup



6.7 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 6-7 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 6-7. Break-Before-Make Delay Measurement Setup

6.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. Figure 6-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .




Figure 6-8. Propagation Delay Measurement Setup

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

6.9 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




Figure 6-9. THD + N Measurement Setup

6.10 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 100 mV $_{\rm PP}$. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the AC PSRR.




Figure 6-10. AC PSRR Measurement Setup



6.11 Charge Injection

Any mismatch in capacitance results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 6-11 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




Figure 6-11. Charge-Injection Measurement Setup

6.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. Figure 6-12 shows the setup used to measure bandwidth.




Figure 6-12. Bandwidth Measurement Setup



6.13 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. Figure 6-13 shows the setup used to measure, and the equation used to calculate off isolation.




Figure 6-13. Off Isolation Measurement Setup

$$Off \, Isolation = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \tag{1}$$



6.14 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. Figure 6-14 shows the setup used to measure, and the equation used to calculate crosstalk.





Figure 6-14. Crosstalk Measurement Setup

$$Channel - to - Channel \, Crosstalk = 20 \times Log\left(\frac{V_{OUT}}{V_S}\right) \tag{2}$$

7 Detailed Description

7.1 Functional Block Diagram

The TMUX2889 is an 2:1, 2-channel multiplexer or demultiplexer. Each input is turned on or turned off based on the state of the address lines and V_{DD} pin.



7.2 Truth Table

Table 7-1 provides the truth table for the TMUX2889.

Table 7-1. TMUX2889 Truth Table

VDD	SEL	Selected Input Connected To Drain (D) Pin				
0	X ⁽¹⁾	All channels are off (Hi-Z). Device is in power-off protection.				
1	0	SxA				
1	1	SxB				

X denotes do not care.

7.3 Feature Description

7.3.1 Beyond the Supply

The TMUX2889 supports signal voltages beyond the supply on the source (Sx) and drain (Dx) pins up to ±5.5V. This feature allows both AC and DC bidirectional signals above Vdd and below ground to pass through the switch without distortion, using a unidirectional supply. The device remains within the performance mentioned in the Electrical Specifications.




Figure 7-1. Beyond the Supply Signal Support

7.3.2 Bidirectional Operation

The TMUX2889 conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

7.3.3 Over Temperature Protection

Because the TMUX2889 has such a low on-resistance, large continuous currents can be passed through the switch with minimal attenuation. This can cause the device to self heat and may cause damage or instability. To prevent this, the TMUX2889 has integrated over-temperature protection. When the internal temperature reaches 150°C, the switch opens and the device will stop self heating. The over temperature performance is specified within the Electrical Specifications.

7.3.4 Power-off Protection

The TMUX2889 has powered-off protection up to ±5.5V on the switch path. This keeps the switch in a high impedance mode and isolates the source (Sx) and drain (Dx) pins when the supply is removed (Vdd = 0 V). Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the *Electrical Specifications*. For more information on powered-off protection, refer to Eliminate Power Sequencing with Powered-off Protection Signal Switches.




Figure 7-2. Beyond the Supply Signal Support

7.3.5 1.8 V Logic Compatible Inputs

The TMUX2889 has 1.8V logic compatible control for all logic control inputs and the supply (V_{DD}) . 1.8V logic level inputs allows the TMUX2889 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and bill of material (BOM) cost. For more information on 1.8V logic implementations, refer to Simplifying Design with 1.8 V logic Muxes and Switches.

7.3.6 Fail-Safe Logic

The TMUX2889 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to $5.5~\rm V$, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pin of the TMUX2889 to be ramped to $5.5~\rm V$ while $\rm V_{DD} = 0~\rm V$. The logic control input is protected against positive faults of up to $5.5~\rm V$ in powered-off condition, but does not offer protection against negative overvoltage conditions.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

TMUX2889 is part of the beyond the supply switches and multiplexers family of devices. This means that this device can switch signals from -5.5V to 5.5V with a low voltage supply from 1.8 to 5.5V. Additionally, the TMUX2889 features powered-off protection, which keeps the switches open even when there is no supply. This unique feature combination enables the TMUX2889 to be extremely versatile for a wide variety of applications such as boosted outputs and high common mode offsets.

8.2 Typical Applications

8.2.1 Audio Input or Output Switching

When there are multiple audio inputs available such as a line-in and a wireless connection, a switch/multiplexer is needed to switch between audio sources. This same scheme can be used in systems where there are multiple speaker outputs and one source as well. A TMUX2889 can be used for all of these use cases, easily supporting line-in audio up to ±5.5V with a supply/battery voltage from 1.8 to 5.5V. Figure 8-1 shows the block diagram for these applications. Additionally, if IEC protection is needed on the external connectors (audio jack input or external speaker), 2 TPD1E10B06 can be used.

The TMUX2889 features excellent THD+N performance, so there is minimal impact to the audio signal quality through the switch. This allows the system designer to save a significant portion of board area without impacting signal integrity. Additionally, because of the low supply current requirement, the device's supply can be driven directly with a GPIO, allowing the user to put the device into a ultra-low power mode. In this mode the TMUX2889 operates with powered-off protection, so any high voltage present on the inputs will not propagate to the outputs. This helps keep correct power up cycling and increases system robustness.




Figure 8-1. Audio Headphone and Speaker Output Switching




Figure 8-2. Hearing Aid Telecoil MUX

8.2.1.1 Design Requirements

Table 8-1. Design Parameters

	9				
PARAMETERS	VALUES				
Supply (V _{DD})	1.8 to 5.5V				
MUX I/O signal range (V _S , V _D)	-5.5V to 5.5V (Beyond the Supply)				
Control logic thresholds (V _{SEL})	1.8 V to 5.5 V				

8.2.1.2 Detailed Design Procedure

The TMUX2889 can support bidirectional signals beyond the supply without any external components except for the supply decoupling capacitors. For how the signal range is above and below the device supply range, refer to Section 7.3.1. Additionally with a very low on-resistance and an ultra flat response, the TMUX2889 has a very low THD+N as well as a reduced impact to DC losses and thermal self-heating. These features make the TMUX2889 an excellent choice for audio applications. For a more detailed analysis of the audio output switching system, refer to Section 8.2.1.3.

8.2.1.3 Application Curve

The low on-resistance and ultra flat response enable the TMUX2889 to have an extremely low THD+N. This results in little to no impact in audio fidelity, even in high performance systems. This allows the system designed to save a significant portion of board area without impacting signal integrity.




Figure 8-3. THD+N with Different Loading Conditions

8.3 Power Supply Recommendations

The TMUX2889 operates across a wide supply range from 1.8 to 5.5V, while supporting input or output signals from -5.5V to 5.5V

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at V_{DD} to ground. Place the bypass capacitors as close to the power supply pin of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

8.4 Layout

8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 8-4. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.



Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD and GND. TI recommends a 0.1-μF and 1-μF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

8.4.2 Layout Example




Figure 8-5. TMUX2889 Layout Example



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (July 2023) to Revision B (July 2024)	Page
Removed RS485/232	
Added Figure 5-20	8
Updated Mechanical Data	
Changes from Revision * (June 2023) to Revision A (July 2023)	Page
Changed the status of the data sheet from: Advanced Information to: Production D	eata1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




11.1 Mechanical Data

YBH0009-C02

PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

YBH0009-C02

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated




EXAMPLE STENCIL DESIGN

YBH0009-C02

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



23-May-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TMUX2889YBHR	Active	Production	DSBGA (YBH) 9	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	MUX2889
TMUX2889YBHR.A	Active	Production	DSBGA (YBH) 9	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	MUX2889

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Feb-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width					
В0	B0 Dimension designed to accommodate the component length					
K0	Dimension designed to accommodate the component thickness					
W	Overall width of the carrier tape					
P1	Pitch between successive cavity centers					


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX2889YBHR	DSBGA	YBH	9	3000	180.0	8.4	1.68	1.72	0.62	4.0	8.0	Q1

www.ti.com 7-Feb-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TMUX2889YBHR	DSBGA	YBH	9	3000	182.0	182.0	20.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated