











TMP302-Q1 SLOS889C – OCTOBER 2014 – REVISED SEPTEMBER 2018

TMP302-Q1 Automotive Grade, Easy-to-Use, Low-Power, Temperature Switch in MicroPackage

1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C
 Ambient Operating Temperature Range
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- Low Power: 15 μA (Maximum)
- SOT563 Package: 1.6 mm x 1.6 mm x 0.6 mm
- Trip-Point Accuracy: ±0.2°C (Typical) From 40°C to 125°C
- · Pin-Selectable Trip Points
- · Open-Drain Output, Active Low
- Selectable Hysteresis: 5°C or 10°C
- Low Supply Voltage Range: 1.4 to 3.6 V

2 Applications

- Infotainment
- Climate Control
- Engine Control Unit
- Automotive Black Box
- · Central Body Control Module
- Airbag Control Unit
- Thermal Monitoring
- Electronic Protection Systems

3 Description

The TMP302-Q1 family of devices is a temperature switch in a micropackage (SOT563). The TMP302-Q1 family of devices offers low power (15 μ A maximum) and ease-of-use through pin-selectable trip points and hysteresis.

These devices require no additional components for operation; they can function independent of microprocessors or microcontrollers.

The TMP302-Q1 family of devices is available in several different versions with trip points from 50°C to 125°C in increments of 5°C (see the *Device Comparison Table*).

Device Information

PART NUMBER	PACKAGE	
TMP302-Q1	SOT563 (6)	1.60 mm × 1.20 mm

1. For all available packages, see the orderable addendum at the end of the data sheet.

Trip Threshold Accuracy






Table of Contents

1	Features 1		8.3 Feature Description	8
2	Applications 1		8.4 Device Functional Modes	
3	Description	9	Application and Implementation	
4	Revision History		9.1 Application Information	
5	Device Comparison Table		9.2 Typical Application	
6	Pin Configuration and Functions	10	Power Supply Recommendations	1 1
7	Specifications	11	Layout	11
8	7.1 Absolute Maximum Ratings 4 7.2 ESD Ratings 4 7.3 Recommended Operating Conditions 4 7.4 Thermal Information 4 7.5 Electrical Characteristics 5 7.6 Typical Characteristics 5 Detailed Description 7 8.1 Overview 7	12	11.1 Layout Guidelines	12 es 12 12 12 12
	8.2 Functional Block Diagram		Mechanical, Packaging, and Orderable Information	12

4 Revision History

Cr	langes from Revision B (July 2015) to Revision C	Page
•	Changed the supply voltage maximum value from: 3.6 V to: 4 V	4
•	Changed the input pin supply voltage maximum value from: $V_S + 0.5 \text{ V}$ to: $V_S + 0.3 \text{ and} \le 4 \text{ V}$	4
•	Changed the output pin voltage maximum value from: 3.6 V to: 4 V	4
•	Added the specified temperature to the Recommended Operating Conditions table	4
•	Updated junction-to-ambient thermal resistance from 200 to 210.3	4
•	Updated junction-to-case (top) thermal resistance from 73.7 to 105.0	4
•	Updated junction-to-board thermal resistance from 34.4 to 87.5	4
•	Updated junction-to-top characterization parameter from 3.1 to 6.1	4
•	Updated junction-to-board characterization parameter from 34.2 to 87.0	4
•	Changed the Design Requirements section	10
<u>•</u>	Added the Receiving Notification of Documentation Updates section	12
Cł	nanges from Revision A (November 2014) to Revision B	Page
•	Changed the Handling Ratings table to ESD Ratings and moved storage temperature to the Absolute Maximum Ratings table	4
Cł	nanges from Original (October 2014) to Revision A	Page
•	Changed device status From: Product Preview To: Production	1

Submit Documentation Feedback

Copyright © 2014–2018, Texas Instruments Incorporated




5 Device Comparison Table

DEVICE	SELECTABLE TRIP POINTS (°C) ⁽¹⁾
TMP302A-Q1	50, 55, 60, 65
TMP302B-Q1	70, 75, 80, 85
TMP302C-Q1	90, 95, 100, 105
TMP302D-Q1	110, 115, 120, 125

(1) For other available trip points, please contact a TI representative.

6 Pin Configuration and Functions



Pin Functions

PIN		TVDE	DESCRIPTION	
NO.	NAME	TYPE	DESCRIPTION	
1	TRIPSET0	Digital Input	Used in combination with TRIPSET1 to select the temperature at which the device trips	
2	GND	Ground	Ground	
3	OUT	Digital Output	Open drain, active-low output	
4	HYSTSET	Digital Input	Used to set amount of thermal hysteresis	
5	V _S	Power Supply	Power supply	
6	TRIPSET1	Digital Input	Used in combination with TRIPSET0 to select the temperature at which the device trips	

Product Folder Links: TMP302-Q1



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Supply		4	
Voltage	Input pin (TRIPSET0, TRIPSET1, HYSTSET)	-0.5	V _S + 0.3 and ≤ 4	V
	Output pin (OUT)	-0.5	4	
Current	Output pin (OUT)		10	mA
	Operating	– 55	130	
Temperature	Junction		150	°C
	Storage	-60	150	

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V Electronic de die de anno	Floatroototic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Power supply voltage	1.4	3.3	3.6	٧
R _{pullup}	Pullup resistor connected from OUT to V _S	10		100	kΩ
T _A	Specified temperature	-40		125	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DRL (SOT563)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	210.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	105.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	87.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).




7.5 Electrical Characteristics

At $T_A = -40$ °C to +125°C, and $V_S = 1.4$ to 3.6 V (unless otherwise noted). 100% of all units are production tested at $T_A = 25$ °C; overtemperature specifications are specified by design.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ГЕМ	PERATURE MEASUREMENT	·			<u> </u>	
	Trip point accuracy			±0.2	±2	°C
	Trip point accuracy versus supply			±0.2	±0.5	°C/V
	Trip point hysteresis	HYSTSET = GND		5		°C
		HYSTSET = V _S		10		°C
ГЕМ	PERATURE TRIP POINT SET					
		TRIPSET1 = GND, TRIPSET0 = GND		Default		°C
	Temperature trip point set	TRIPSET1 = GND, TRIPSET0 = V _S	[Default + 5		°C
		TRIPSET1 = V _S , TRIPSET0 = GND	D	efault + 10		°C
		TRIPSET1 = V _S , TRIPSET0 = V _S	D	efault + 15		°C
HYS	TERESIS SET INPUT					
V _{IH}	Input logic level high		0.7 × V _S		Vs	V
V _{IL}	Input logic level low		-0.5		$0.3 \times V_S$	V
ı	Input current	0 < V _I < 3.6 V			1	μΑ
DIGI	TAL OUTPUT					
.,	Output le sie level lev	$V_S > 2 \text{ V}, I_{OL} = 3 \text{ mA}$	0		0.4	V
V _{OL}	Output logic level low	V _S < 2 V, I _{OL} = 3 mA	0		0.2 × V _S	V
POW	ER SUPPLY				<u>'</u>	
	Operating Supply Range		1.4		3.6	V
	Outroped Comment	$T_A = -40$ °C to +125°C		8	15	μΑ
IQ	Quiescent Current	V _S = 3.3 V, T _A = 50°C		7		μΑ

7.6 Typical Characteristics

At $T_A = 25$ °C and $V_S = 3.3$ V, unless otherwise noted.




Copyright © 2014–2018, Texas Instruments Incorporated



Typical Characteristics (continued)

At $T_A = 25$ °C and $V_S = 3.3$ V, unless otherwise noted.







Figure 3. Temperature Step Response in Perfluorinated Fluid at 100°C vs Time

Figure 4. Thermal Step Response in Air at 100°C vs Time







Figure 5. Trip Threshold Accuracy

Figure 6. Output Logic-Level Low V_{OL} vs Temperature






Figure 7. Power-Up and Power-Down Response

Figure 8. Power-Up, Trip, and Power-Down Response



8 Detailed Description


8.1 Overview

The TMP302-Q1 temperature switch is optimal for ultra low-power applications that require accurate trip thresholds. A temperature switch is a device that issues an alert response when a temperature threshold is reached or exceeded. The trip thresholds are programmable to four different settings using the TRIPSET1 and TRIPSET0 pins. Table 1 lists the pin settings versus trip points.

Table 1. Trip Point versus TRIPSET1 and TRIPSET0

TRIPSET1	TRIPSET0	TMP302A-Q1	TMP302B-Q1	TMP302C-Q1	TMP302D-Q1
GND	GND	50°C	70°C	90°C	110°C
GND	V _S	55°C	75°C	95°C	115°C
Vs	GND	60°C	80°C	100°C	120°C
V _S	V _S	65°C	85°C	105°C	125°C

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 HYSTSET

If the temperature trip threshold is crossed, the open-drain, active low output (\overline{OUT}) goes low and does not return to the original high state (that is, V_S) until the temperature returns to a value within a hysteresis window set by the HYSTSET pin. The HYSTSET pin allows the user to choose between a 5°C and a 10°C hysteresis window. Table 2 lists the hysteresis window that corresponds to the HYSTSET setting.

Table 2. HYSTSET Window

HYSTSET	THRESHOLD HYSTERESIS
GND	5°C
V _S	10°C

For the specific case of the device, if the HYSTSET pin is set to 10° C (that is, connected to V_S) and the device is configured with a 60° C trip point (TRIPSET1 = V_S , TRIPSET0 = GND), when this threshold is exceeded the output does not return to the original high state until it reaches 50° C. This case is more clearly shown in Figure 9.




Figure 9. TMP302A-Q1: HYSTSET = V_S , TRIPSET1 = V_S , TRIPSET0 = GND

8.4 Device Functional Modes

The TMP302-Q1 family of devices has a single functional mode. Normal operation for the TMP302-Q1 family of devices occurs when the power-supply voltage applied between the V_S pin and GND is within the specified operating range of 1.4 to 3.6 V. The temperature threshold is selected by connecting the TRIPSET0 and TRIPSET1 pins to either the GND or V_S pins (see Table 1). Hysteresis is selected by connecting the HYSTSET pin to either the GND or V_S pins (see Table 2). The output pin, \overline{OUT} , remains high when the temperature is below the selected temperature threshold. The \overline{OUT} pin remains low when the temperature is at or above the selected temperature threshold. The \overline{OUT} pin returns from a low state back to the high state based upon the amount of selected hysteresis (see the $\underline{HYSTSET}$ section).

Submit Documentation Feedback

Copyright © 2014–2018, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Configuring the TMP302-Q1

The TMP302-Q1 family of devices is simple to configure. The only external components that the device requires are a bypass capacitor and pullup resistor. Power-supply bypassing is strongly recommended. Use a 0.1- μ F capacitor placed as close as possible to the supply pin. To minimize the internal power dissipation of the TMP302-Q1 family of devices, use a pullup resistor value greater than 10 k Ω from the \overline{OUT} pin to the V_S pin. Refer to Table 1 for trip-point temperature configuration. The TRIPSET pins can be toggled dynamically; however, the voltage of these pins must not exceed V_S. To ensure a proper logic high, the voltage must not drop below 0.7 V × V_S.

9.2 Typical Application

Figure 10 shows the typical circuit configuration for the TMP302-Q1 family of devices. The TMP302-Q1 family of devices is configured for the default temperature threshold by connecting the TRIPSET0 and TRIPSET1 pins directly to ground. Connecting the $\underline{HYSTSET}$ pin to ground configures the device for 5°C of hysteresis. Place a 10-k Ω pullup resistor between the \overline{OUT} and V_S pins. Place a 0.1- μF bypass capacitor between the V_S pin and ground, close to the TMP302-Q1 device.




Figure 10. TMP302-Q1 Typical Application Schematic

Figure 11 shows the most generic implementation of the TMP302-Q1 family of devices. Switches are shown connecting the TMPSET0, TMPSET1 and HYSTSET pins to either V_S or ground. The use of switches is not strictly required; the switches are shown only to illustrate the various pin connection combinations. In practice, connecting the TMPSET0, TMPSET1 and HYSTSET pins to ground or directly to the V_S pin is sufficient and minimizes space and cost. If additional flexibility is desired, connections from the TMPSET0, TMPSET1 and HYSTSET pins can be made through 0- Ω resistors which can be either populated or not populated depending upon the desired connection.



Typical Application (continued)




Figure 11. TMP302-Q1 Generic Application Schematic

9.2.1 Design Requirements

Designing with the TMP302-Q1 family of devices is simple. The TMP302-Q1 family of devices is a temperature switch commonly used to signal a microprocessor in the event of an over temperature condition. The temperature at which the TMP302-Q1 family of devices issues an active low alert is determined by the configuration of the TRIPSET0 and TRIPSET1 pins. These two pins are digital inputs and must be tied either high or low, according to Table 1. The TMP302-Q1 family of devices issues an active low alert when the temperature threshold is exceeded. The device has built-in hysteresis to avoid the device from signaling the microprocessor as soon as the temperature drops below the temperature threshold. The amount of hysteresis is determined by the HYSTSET pin. This pin is a digital input and must be tied either high or low, according to Table 2.

See Figure 10 and Figure 11 for typical circuit configurations.

9.2.2 Detailed Design Procedure


Determine the threshold temperature and hysteresis required for the application. Connect the TMPSET0, TMPSET1, and HYSTSET pins according to the design requirements. Refer to Table 1 and Table 2. Use a $10\text{-k}\Omega$ pullup resistor from the $\overline{\text{OUT}}$ pin to the V_S pin. To minimize power, a larger-value pullup resistor can be used but must not exceed 100 k Ω . Place a 0.1- μ F bypass capacitor close to the TMP302-Q1 device to reduce noise coupled from the power supply.

9.2.3 Application Curves

Figure 12 and Figure 13 show the TMP302A-Q1 power-on response with the ambient temperature less than 50°C and greater than 50°C respectively. The TMP302A-Q1 was configured with trip point set to 50°C . The TMP302B-Q1, TMP302C-Q1, and TMP302D-Q1 devices behave similarly with regards to power on response with T_A below or above the trip point. Note that the $\overline{\text{OUT}}$ signal typically requires 35 ms following power on to become valid.



Typical Application (continued)



10 Power Supply Recommendations

The TMP302-Q1 family of devices is designed to operate from a single power supply within the range 1.4 V and 3.6 V. No specific power supply sequencing with respect to any of the input or output pins is required. The TMP302-Q1 family of devices is fully functional within 35 ms of the voltage at the V_S pin reaching or exceeding 1.4 V.

11 Layout

11.1 Layout Guidelines

Place the power supply bypass capacitor as close as possible to the V_S and GND pins. The recommended value for this bypass capacitor is 0.1- μ F. Additional bypass capacitance can be added to compensate for noisy or high-impedance power supplies. Place a 10- $k\Omega$ pullup resistor from the open drain \overline{OUT} pin to the power supply pin V_S .

11.2 Layout Example

O VIA to Power Ground Plane




Figure 14. Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TMP302AQDRLRQ1	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHQ
TMP302AQDRLRQ1.B	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHQ
TMP302BQDRLRQ1	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHR
TMP302BQDRLRQ1.B	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHR
TMP302CQDRLRQ1	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHS
TMP302CQDRLRQ1.B	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHS
TMP302DQDRLRQ1	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHT
TMP302DQDRLRQ1.B	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SHT

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TMP302-Q1:


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

www.ti.com 3-Aug-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP302AQDRLRQ1	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TMP302BQDRLRQ1	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TMP302CQDRLRQ1	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TMP302DQDRLRQ1	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

www.ti.com 3-Aug-2017




*All dimensions are nominal

The difference of the filling										
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)			
TMP302AQDRLRQ1	SOT-5X3	DRL	6	4000	223.0	270.0	35.0			
TMP302BQDRLRQ1	SOT-5X3	DRL	6	4000	223.0	270.0	35.0			
TMP302CQDRLRQ1	SOT-5X3	DRL	6	4000	223.0	270.0	35.0			
TMP302DQDRLRQ1	SOT-5X3	DRL	6	4000	223.0	270.0	35.0			



PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025