TMF0064 64Kbit Serial FRAM With SDQ Interface

1 Features

- 64768 Bits of FRAM for storage of userprogrammable configuration data partitioned into multiple pages
- Single-wire interface to reduce circuit board routing
- Communicates using single-wire protocol: 15.4Kbps (standard Speed) and 90Kbps (Overdrive Speed)
- Switch-point hysteresis and filtering embedded in the device to improve performance in the presence of noise
- IEC 61000-4-2 level 4 ESD protection (±8kV contact, ±15kV air, typical)
- Factory-programmed unique 64-bit identification
- Operating temperature range: -10°C to 85°C
- Operating voltage range: 5V ±5% (standard and overdrive speed)
- Operating voltage range: 3.3V ±5% (standard speed only)
- Available in TO-92 (LP) and VSON (DRS) packages

2 Applications

- Medical Cable Identification
- Asset trackers
- Connected peripherals & printers
- Counterfeit hardware prevention

3 Description

The TMF0064 is a 64Kbit serial non-volatile memory (NVM) device containing a unique factoryprogrammed 48-bit identification number and an 8-bit family code. The memory is FRAM-based and has high endurance (10⁶ R/W cycles) in comparison to alternate NVM technologies.

The device communicates over a SDQ[™] single-wire interface and supports both 15.4kbps and 90kbps speeds. The SDQ pin acts as both the communication and power pin for the device. The memory is organized as 253 memory pages with 256 bits per page. Data is first written to a 32-byte scratchpad. The data is verified before copying to FRAM memory.

The device operates at two supply voltage ranges, 3.3V ±5% and 5V ±5%, and is specified from -10°C to 85°C. The operating range covers most applications and enables peak design for low-cost development.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)
	VSON (DRP)	3mm x 3mm	3mm x 3mm
TMF0064	TO-92 (LP)	5.2mm x 3.68mm	4.83mm x 4.83mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and (2)includes pins, where applicable.







Table of Contents

1 Features1	6.5 Progr
2 Applications1	7 Applicati
3 Description1	7.1 Applic
4 Pin Configuration and Functions3	7.2 Typic
5 Specifications4	7.3 Powe
5.1 Absolute Maximum Ratings4	7.4 Layou
5.2 ESD Ratings4	8 Device a
5.3 Recommended Operating Conditions4	8.1 Rece
5.4 Thermal Information4	8.2 Supp
5.5 Electrical Characteristics5	8.3 Trade
5.6 Timing Requirements6	8.4 Electr
5.7 Functional Tests7	8.5 Gloss
5.8 Typical Characteristics7	9 Revision
6 Detailed Description8	10 Mechan
6.1 Overview8	Informat
6.2 Functional Block Diagram8	10.1 Pacl
6.3 Feature Description8	10.2 Tape
6.4 Device Functional Modes 12	

6.5 Programming	. 12
' Application and Implementation	26
7.1 Application Information	. 26
7.2 Typical Application	
7.3 Power Supply Recommendations	27
7.4 Layout	. 28
B Device and Documentation Support	29
8.1 Receiving Notification of Documentation Updates	29
8.2 Support Resources	. 29
8.3 Trademarks	29
8.4 Electrostatic Discharge Caution	29
8.5 Glossary	29
Revision History	. 29
0 Mechanical, Packaging, and Orderable	
Information	. 29
10.1 Packaging Information	. 30
10.2 Tape and Reel Information	31



4 Pin Configuration and Functions






Figure 4-1. TMF0064 LP Package, 3-Pin TO-92 (Bottom View)

Figure 4-2. TMF0064 DRS Package, 6-Pin VSON (Top View)

Table 4-1. Pin Functions

	PIN			DESCRIPTION	
NAME	TMF0064		Type ⁽¹⁾		
INAIVIE	TO-92	VSON			
EP	_	EP	Exposed thermal pad. Connect to GND.		
GND	1	3	GND	Ground	
NU	3	1, 4, 5, 6	_	Non-usable terminal. Do not connect.	
SDQ	2	2	I/O	Data. Open drain, requires external pullup resistor.	

(1) GND = ground, I/O = bidirectional



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{PUP}	DC voltage applied to data	-0.3	5.5	V
I _{OL}	Low-level output current		30	mA
T _{STG}	Storage temperature	-40	125	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±250	V
		ESD IEC 61000-4-2 Air discharge, SDQ and GND	±15000	V

- (1) JEDEC document JEP155 states that 500VHBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250VCDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{PUP}	Operational pull-up voltage	3.13		5.25	V
R _{PUP}	Serial communication interface pull-up resistance		500		Ω
T _A	Operating free-air temperature	-10	•	85	°C

5.4 Thermal Information

	THERMAL METRIC(1)	DRP (VSON)	TO-92 (LP)	UNIT
	I DERMAL METRIC	6 PINS	3 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50.1	129.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.3	93.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.8	99.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.9	23.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	21.7	99.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.9	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.



5.5 Electrical Characteristics

Minimum and Maximum specifications apply from T_A of -10°C to 85°C. Typical specifications are at 25°C and $V_{PUP} = 3.3V$ and 5V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I/O PIN: 0	GENERAL DATA				'	
V	Dull up Voltage	±5% variation	3.13	3.3	3.46	V
V_{PUP}	Pull-up Voltage	±5% variation	4.75	5	5.25	V
R _{PUP}	Pull-up Resistance	(1) (2) (3)		500		Ω
C _{CABLE}	Cable Capacitance	(4) (5)			1.7	nF
C _{IO}	Input Capacitance	(6) (4)		2000		pF
IL	Input Load Current	(7)		7	14	μA
V _{IL}	Input Low Voltage	(8)			0.5	V
		Measured with R _{PUP} = 500Ω , V _{PUP} = 3.3 V		0.4	0.5	V
V _{OL}	Output Low Voltage	Measured with R_{PUP} = 500Ω, V_{PUP} = 5V		0.4	0.5	V
.,	High-to-Low Switching threshold ⁽⁴⁾ (3)	V _{PUP} = 3.3V	0.84		1.72	V
V _{TL}	(9)	V _{PUP} = 5V	2		3	V
Lov	Low-to-High Switching Threshold ⁽⁴⁾	V _{PUP} = 3.3V	1.64		2.75	V
V _{TH}	(3) (10)	V _{PUP} = 5V	3.2		4.3	V
	Switching Hystorogic(4) (3) (11)	V _{PUP} = 3.3V	0.44		1.1	V
V_{HY}	Switching Hysteresis ⁽⁴⁾ (3) (11)	V _{PUP} = 5V	0.9		1.3	V

- Maximum allowable pull-up resistance is dependent on the number of devices connected and the recovery time. The specified value is (1) assuming six devices are connected in the system and minimum recovery time.
- (2) Resistance tolerance to be within 1% or less.
- V_{TL}, V_{TH}, and V_{HY} are a function of the internal supply voltage, which is a function of V_{PUP}, R_{PUP}, single-wire timing, and capacitive loading on SDQ pin. Lower VPUP, higher R_{PUP}, shorter t_{REC}, and heavier capacitive loading all lead to lower values of V_{TL}, V_{TH}, and V_{HY} .
- (4) Specified by design, characterization or simulation only. Not production tested.
- System requirement. (5)
- Maximum Capacitance value represents the internal parasitic capacitance when V_{PUP} is first applied. Once the parasitic charge storage capacitance is charged, normal logic transitions are not affected.
- (7) Applicable when SDQ is HIGH (at V_{PUP}) and the device is in idle mode (no digital activity or memory access). The numbers indicates the stand-by current consumption.

Product Folder Links: TMF0064

- The voltage on SDQ needs to be less or equal to V_{ILMAX} at all times the host is driving SDQ to a logic 0 level.
- Voltage below which, during a falling edge on SDQ, logic 0 is detected. (9)
- (10) Voltage above which, during a rising edge on SDQ, logic 1 is detected.
- (11) After V_{TH} is crossed during a rising edge on SDQ pin, the voltage on SDQ must drop by at least V_{HY} to be detected as logic 0.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



5.6 Timing Requirements

Minimum and Maximum specifications apply from T_A of -10° C to 85°C. Typical specifications are at 25°C and $V_{PUP} = 3.3V$ and 5V (unless otherwise noted).

			MIN	NOM MAX	UNIT
I/O PIN: GEN	NERAL DATA				
t _{STARTUP}	Start-up time	Minimum time SDQ must be HIGH before device responds with a presence pulse		10	ms
	Recovery Time	Standard speed ^{(1) (2)}	5		μs
t _{REC}	Recovery Time	Overdrive speed ^{(1) (2)}	5		μs
t _{REH}	Rising-Edge Hold-Off Time	Standard speed ^{(1) (2)}	0.5	5	μs
t _{SLOT}	Time Slot Duration	Standard speed ⁽³⁾	65		μs
		Overdrive speed ⁽³⁾	11		μs
I/O PIN: SIN	GLE-WIRE RESET, PRESENCE-D	ETECT CYCLE			
	Reset Low Time	Standard speed	480	550	μs
t _{RSTL}	Reset Low Time	Overdrive speed	48	80	μs
	Dragging Date et High Dules	Standard speed	15	60	μs
	Presence-Detect High Pulse	Overdrive speed	2	6	μs
t _{PDL}	Presence-Detect Low Time	Standard speed	60	240	μs
	Presence-Detect Low Time	Overdrive speed	8	24	μs
t _{PDS}	Presence-Detect Sample	Standard speed	60	70 75	μs
	Time (4),(5)	Overdrive speed	6	8.7 10	μs
IO PIN: SING	GLE-WIRE WRITE				
IO PIN: SINGL		Standard speed ⁽⁶⁾	60	120	μs
	Write-Zero Low Time	Overdrive speed ⁽⁶⁾	5	15.5	μs
	W'' O I T	Standard speed ⁽⁶⁾	1	15	μs
t _{W1L}	Write-One Low Time	Overdrive speed ⁽⁶⁾	1	2	μs
IO PIN: SING	GLE-WIRE READ				
	Read Low Time	Standard speed ^{(2) (7)}	5	15 - t _{RC}	μs
t _{RL}	Read Low Time	Overdrive speed ^{(2) (7)}	1	2 - t _{RC}	μs
	Read Sample Time (8)	Standard speed ^{(2) (7)}	t _{RL} + t _{RC}	15	μs
t _{RDS}	Read Sample Time (9)	Overdrive speed ^{(2) (7)}	t _{RL} + t _{RC}	3	μs
FRAM	·				
NCY	Write/Erase Cycles (Endurance) ⁽²⁾			1 million	
t _{PROG}	Programming Time ⁽²⁾	For all 63.25Kb of memory		1	ms
t _{DR}	Data Retention ⁽⁹⁾	At 70°C		10	Years

- (1) Ensure that the voltage on SDQ is less or equal to V_{ILMAX} at all times when the host is driving SDQ to a logic 0 level.
- (2) Specified by design, characterization or simulation only. Not production tested.
- (3) Defines maximum possible bit rate.
- (4) Interval after t_{RSTL} during which a bus host can read logic 0 on SDQ if a TMF0064 is present. The presence detect pulse can be outside this interval, but is complete within 2ms after power-up. This behavior addresses the scenario where the one-wire device has been powered off (bus low) for a long time. Bus power is then applied. The device is allowed to malfunction, and generate a presence pulse that violates the presence timing specification. However, the abnormal condition is resolved typically within 10ms.
- (5) System requirement.
- (6) t_{ϵ} in Figure 6-18 and Figure 6-19 represents the time required for the pullup circuitry to raise the voltage on the SDQ pin from V_{IL} to V_{TH} . Hence the actual maximum duration for the host to pull the line low is $t_{W1LMAX} + t_F t_{\epsilon}$ and $t_{W0LMAX} + t_F t_{\epsilon}$, respectively.
- (7) t_{RC} in Figure 6-20 represents the time required for the pullup circuitry to raise the voltage on the SDQ pin from V_{IL} to the input-high threshold of the host device. Hence, the actual maximum duration for the host to pull the line low is t_{RLMAX} + t_F.
- (8) Refers to the minimum time after which the recognition of negative edge is possible after V_{TH} has been reached on the preceding rising edge.
- (9) Data retention time is degraded as T_A increases. Long-term storage at elevated temperatures is not recommended.




5.7 Functional Tests


Over operating free-air temperature range and V_{PUP} = 3.3V and 5V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Multi- target bus	Confirm that any TMF0064 can communicate in a network with multiple target devices. Figure 6-6 shows an example configuration of 3 target devices (including the DUT). ⁽¹⁾		0		Multi- target bus Fails

(1) See Section 6.4.1.

5.8 Typical Characteristics








Figure 5-2. Input Load Current (I_L) vs Temperature (Overdrive Speed)



6 Detailed Description

6.1 Overview

The Functional Block Diagram shows the relationships among the major control and memory sections of the TMF0064. The device has three main data components: a 64-bit factory-programmed ROM, including 8-bit family code, 48-bit identification number and 8-bit CRC value and 64768-bit FRAM. Power for read and write operations is derived from the SDQ pin. An internal capacitor stores energy while the signal line is high and releases energy during the low times of the SDQ pin, until the pin returns high to replenish the charge on the capacitor.

6.2 Functional Block Diagram




Figure 6-1. Functional Block Diagram

6.3 Feature Description

6.3.1 64768-Bit FRAM

Table 6-1 is a memory map of the 64768-bit FRAM section of the TMF0064 device, configured as 253 pages with 32-bytes each. Eight adjacent pages form one 256-byte block. The 32-byte volatile scratchpad buffer is used when programming the FRAM memory. The process for writing to the FRAM memory includes two steps. Data is first written to the scratchpad buffer. The data is then verified by reading the scratchpad buffer that confirms proper receipt of the data. If the buffer content is correct, a copy scratchpad command is issued to copy the scratchpad buffer to the FRAM memory. This process verifies data integrity when programming the memory. See Section 6.5.4 for details regarding programming and reading the 7680-bit FRAM portion of the TMF0064.

Table	6-1. FR	AM Data	Memory	Мар

ADDRESS RANGE	TYPE (1)	DESCRIPTION	PROTECTION CODES (NOTES)
0000h to 00FFh	R/(W)	Data Memory Pages 0 to 7 (Block 0)	(Protection controlled by address 1FA0h)
0100h to 01FFh	R/(W)	Data Memory Pages 8 to 15 (Block 1)	(Protection controlled by address 1FA1h)
0200h to 02FFh	R/(W)	Data Memory Pages 16 to 23 (Block 2)	(Protection controlled by address 1FA2h)
0300h to 03FFh	R/(W)	Data Memory Pages 24 to 31 (Block 3)	(Protection controlled by address 1FA3h)
0400h to 04FFh	R/(W)	Data Memory Pages 32 to 39 (Block 4)	(Protection controlled by address 1FA4h)
0500h to 05FFh	R/(W)	Data Memory Pages 40 to 47 (Block 5)	(Protection controlled by address 1FA5h)
0600h to 06FFh	R/(W)	Data Memory Pages 48 to 55 (Block 6)	(Protection controlled by address 1FA6h)
0700h to 07FFh	R/(W)	Data Memory Pages 56 to 63 (Block 7)	(Protection controlled by address 1FA7h)
1D00h to 1DFFh	R/(W)	Data Memory Pages 232 to 239 (Block 29)	(Protection controlled by address 1FBDh)
1E00h to 1EFFh	R/(W)	Data Memory Pages 240 to 247 (Block 30)	(Protection controlled by address 1FBEh)

Table 6-1. FRAM Data Memory Map (continued)

ADDRESS RANGE	TYPE (1)	DESCRIPTION	PROTECTION CODES (NOTES)		
1F00h to 1F9Fh	R/(W)	Data Memory Pages 248 to 252 (Block 31)	(Protection controlled by address 1FBFh)		

(1) R = Read, W = Write

6.3.2 FRAM Status Memory

As shown in Table 6-1, the data memory of the TMF0064 consists of 32 contiguous blocks of FRAM memory. Blocks 0 to 30 are 256 bytes each, formed by eight adjacent memory pages. Block 31 is 160 bytes, formed by five adjacent memory pages (a data memory page is 32 adjacent memory bytes).

In addition to the data memory, the TMF0064 consists of the status memory starting at address 1FA0h as shown in Table 6-2. The register page in the status memory consists of 32 protection control bytes and one byte each to lock the memory block and the register page.

The 32 protection control bytes and the memory block lock byte together control the access to the 32 data memory blocks. By default, the memory blocks are set to open access. A protection byte value of 55h sets the corresponding memory block to write protection mode, whereas a protection byte value of AAh sets the corresponding memory block to EPROM mode.

If the memory block lock byte is programmed to either 55h or AAh, copy protection is set for all write-protected data memory blocks (memory blocks in EPROM mode are not affected). Similarly, if the register page lock byte is programmed to either 55h or AAh, copy protection is set for the entire register page.

In FRAM devices, digital information is stored as polarization in a dielectric. Polarization can be lost at a temperature-dependent rate; the higher the temperature the higher the de-polarization rate. This rule determines the data retention in the Electrical Characteristics table.

Setting a memory location into write protection mode allows the copy-scratch pad operation, but prevents data from being changed. This allows memory to be reprogrammed with the same data, refreshing the polarization for data retention longevity.

As compared to write protection, copy protection blocks the copy-scratchpad function. Only use the copy-protect feature after setting all write-protected blocks and associated protection control bytes to the final values. Note that copy protection does not prevent copying data across devices. When set to 55h or AAh, the protection control registers and the lock bytes self-write-protect. Any other setting allows unrestricted write access.

Addresses 1FC3h and 1FC4h are available for programming an optional manufacturer ID. These values are read by the host, for example, to associate an end-user product with a TMF0064. At address 1FC2h, the TMF0064 stores a byte for locking the manufacturer ID, with a default value of 00h. After writing AAh or 55h to this location, the manufacturer ID and lock byte are permanently write protected.

Table 6-2. FRAM Status Memory Map

ADDRESS RANGE	TYPE (1)	DESCRIPTION	PROTECTION CODES (NOTES)		
			55h: Write Protect Block 0		
1FA0h	R/(W)	Protection Control Byte (Block 0)	AAh: EPROM Mode Block 0		
			55h or AAh: Write Protect 1FA0h		
			55h: Write Protect Block 1		
1FA1h	R/(W)	Protection Control Byte (Block 1)	AAh: EPROM Mode Block 1		
			55h or AAh: Write Protect 1FA1h		
			55h: Write Protect Block 2		
1FA2h	R/(W)	Protection Control Byte (Block 2)	AAh: EPROM Mode Block 2		
			55h or AAh: Write Protect 1FA2h		
			55h: Write Protect Block 3		
1FA3h	R/(W)	Protection Control Byte (Block 3)	AAh: EPROM Mode Block 3		
			55h or AAh: Write Protect 1FA3h		

Product Folder Links: TMF0064

Copyright © 2025 Texas Instruments Incorporated



Table 6-2. FRAM Status Memory Map (continued)

ADDRESS RANGE	TYPE (1)	DESCRIPTION	PROTECTION CODES (NOTES)			
			55h: Write Protect Block 4			
1FA4h	R/(W)	Protection Control Byte (Block 4)	AAh: EPROM Mode Block 4			
			55h or AAh: Write Protect 1FA4h			
			55h: Write Protect Block 5			
1FA5h	R/(W)	Protection Control Byte (Block 5)	AAh: EPROM Mode Block 5			
			55h or AAh: Write Protect 1FA5h			
			55h: Write Protect Block 6			
1FA6h	R/(W)	Protection Control Byte (Block 6)	AAh: EPROM Mode Block 6			
			55h or AAh: Write Protect 1FA6h			
			55h: Write Protect Block 7			
1FA7h	R/(W)	Protection Control Byte (Block 7)	AAh: EPROM Mode Block 7			
			55h or AAh: Write Protect 1FA7h			
1FBDh	R/(W)	Protection Control Byte (Block 29)	55h: Write Protect Block 29			
			AAh: EPROM Mode Block 29			
			55h or AAh: Write Protect 1FBDh			
1FBEh	R/(W)	Protection Control Byte (Block 30)	55h: Write Protect Block 30			
			AAh: EPROM Mode Block 30			
			55h or AAh: Write Protect 1FBEh			
1FBFh	R/(W)	Protection Control Byte (Block 31)	55h: Write Protect Block 31			
			AAh: EPROM Mode Block 31			
			55h or AAh: Write Protect 1FBFh			
			55h or AAh: Copy Protect			
1FC0h	R/(W)	Memory Block Lock	Write-Protected Data Memory Pages			
			55h or AAh: Write Protect 1FC0h			
1FC1h	R/(W)	Register Page Lock	55h or AAh: Copy Protect 1FA0h-1FC1h			
			55h: No valid Manufacturer ID			
1FC2h	R	Factory Byte	AAh: 1FC3h-1FC4h are a valid Manufacturer ID			
1FC3h	R	Manufacturer ID				
1FC4h	R	Manufacturer ID				
1FC5h	R	RESERVED				

⁽¹⁾ R = Read, W = Write

6.3.3 Address Registers and Transfer Status

The TMF0064 uses three address registers: TA1, TA2, and E/S (Figure 6-2, Figure 6-3, and Figure 6-4).

The registers TA1 and TA2 are loaded with the target address where the data is written and read. Register E/S is a read-only transfer status register used to verify data integrity with write commands. During a Write Scratchpad command, the E/S bits E[4:0] initially load with the incoming T[4:0] and then increment on each incoming subsequent data byte. Thus, E[4:0] is the ending offset counter within the 32-byte scratchpad. The PF bit of the E/S register is a partial byte flag and sets when the received byte is partial (data bits not an integer multiple of 8) or if the scratchpad data is invalid due to a loss of power.

The PF bit clears when there is a successful scratchpad write. The authorization accepted (AA) bit of the E/S register sets when there is an authorization match during a Copy Scratchpad command. If AA=1 and PF=0, the indication is the data the scratchpad stores is already copied to the target memory. The AA flag clears whenever data is written into the scratchpad. The AA flag is valid only if the PF flag is 0.

Figure 6-2. Target Address (TA1)												
7	6	5	4	3	2	1	0					
T7	T6	T5	T4	Т3	T2	T2	ТО					
Figure 6-3. Target Address (TA2)												
7	6	5	4	3	2	1	0					
T15	T14	T13	T12	T11	T10	Т9	T8					
	Figure 6-4. Ending Address with Data Status (E/S) (Read Only)											
7	6	5	4	3	2	1	0					
AA	0	PF	E4	E3	E2	E1	E0					

6.3.4 Writing Data to the FRAM

The TMF0064 device does not allow writes to the FRAM memory directly by the host. Achieve writing to the FRAM memory directly by the host by using the scratchpad as an interim repository. To write into the scratchpad, the host first issues the Write Scratchpad command followed by the desired target address and the data to write into the scratchpad. Depending on the conditions the Write Scratchpad Command section describes, the host can receive an inverted CRC16 of the entire write scratchpad sequence (the write scratchpad is commanded, the address and the data) at the end of the Write Scratchpad command sequence.

If the host receives the CRC16 value, the host can compare the received value to the expected computed value. If there is a match, the write scratchpad communication is successful and the host decides on whether to proceed to the Copy Scratchpad command.

If the host does not receive the CRC16 value, then the host can use the Read Scratchpad command to verify integrity of the data stored in the scratchpad. After receiving the Read Scratchpad command, the TMF0064 initially transmits the contents of the target address registers (TA1, TA2) and the E/S register. If the PF flag is set, or if the AA flag is set but PF flag cleared, the previous Write Scratchpad command is not successful. In this case, the host can terminate the Read Scratchpad sequence and start another attempt to write data to the scratchpad. If the previous Write Scratchpad is successful, both flags are cleared and the E[4:0] that is read indicates the address of the last byte written to the scratchpad. In this case, the host can continue reading from the TMF0064, verifying all the data bytes. If there is a match, the host can send the Copy Scratchpad command followed by the exact data of the registers TA1, TA2, and E/S that the host obtained by reading the scratchpad. At the end of the Copy Scratchpad sequence, if the authorization pattern matches, the TMF0064 starts copying the scratchpad data to the requested location, provided copy protection is not set, the PF flag is cleared, and there are no Read Memory or Extended Read Memory commands issued between Write and Copy Scratchpad commands.

6.3.5 TMF0064 Device ID

The 64-bit ID identifies each TMF0064. The 48-bit serial number is unique and programmed by Texas Instruments.




Figure 6-5. 64 bit factory programmed EPROM

6.3.6 Bus Termination

Copyright © 2025 Texas Instruments Incorporated

The drive output of the TMF0064 is an open-drain, N-channel MOSFET. For proper operation, connect a 500Ω external pull-up resistor on the SDQ bus (see Figure 7-1).



6.4 Device Functional Modes

6.4.1 Test Procedures for Functional Tests

This section outlines the specific test procedures used to obtain the parameters listed in the Functional Tests section of the data sheet.

6.4.1.1 Multiple Target Configurations

This test verifies the operation of the TMF0064 in a multi-drop use case. Ensure that the host can communicate with multiple devices on the SDQ bus. Verify that the presence of other DUTs does impact communication to the selected DUT.




Figure 6-6. Multiple Target Configuration

Successful communication implies executing the following sequence of instructions without failure:

- 1. Issue RESET in standard speed and check for a presence pulse.
- 2. Issue SEARCH ROM command to identify the IDs of targets on the SDQ bus.
- 3. Issue RESET in standard speed and check for presence pulse.
- 4. Select one of the targets by issuing MATCH ROM command with the specific ID of the target identified from the SEARCH ROM command.
- 5. Issue MEMORY Commands to program or read from the memory.
- 6. Repeat steps 3, 4, and 5 for other target devices on the SDQ bus.

6.5 Programming

6.5.1 Serial Communication

The host reads, programs, or checks the status of the TMF0064 through the command structure of the SDQ interface as shown in Figure 6-7. The command structure includes ROM and MEMORY commands.






Figure 6-7. Command Structure for the TMF0064

6.5.2 Initialization

The host always begins the transaction with the TMF0064 (target) through an initialization process. The initialization process consists of two pulse: RESET and PRESENCE. The host generates the RESET pulse, while the TMF0064 responds with the PRESENCE pulse. The host resets the TMF0064 by driving the SDQ bus low for at least 480µs. The PRESENCE pulse alerts the host that there are one or more TMF0064 devices on the bus that are ready for operation.

6.5.3 ROM Commands

After the host detects the presence of one or more target devices on the SDQ bus, the host can send one of the 8-bit ROM function commands that the TMF0064 supports depending on the use case scenario. This section describes the scenarios where each of the ROM command can be issued. See Figure 6-7 for list of these commands.

6.5.3.1 READ ROM Command [33h]

The READ ROM command sequence (as Figure 6-8 shows) starts with the host generating the RESET pulse of at least 480µs. The device responds with a PRESENCE pulse. Next, the host continues by issuing the READ ROM command, 33h, and then reads back the 56-bit Family code and serial number followed by the 8-bit CRC using the READ signaling (see the READ and WRITE signals section) during the data frame. The host can issue the READ ROM command only if there is a single TMF0064 device on the SDQ bus. If the host issues the command when there are more than 1 target device on the SDQ bus, then data collision occurs since all the target devices try to respond to the host. The host can identify the data collision by comparing the CRC from the READ ROM sequence with the computed CRC which results in a mismatch.




Figure 6-8. READ ROM Sequence

6.5.3.2 MATCH ROM Command [55h]

Copyright © 2025 Texas Instruments Incorporated

When there are multiple targets on the bus, the host uses the Match ROM command, 55h, to select a specific target device when the family code and identification number is known. The host issues the Match ROM command followed by the family code, serial number, and CRC byte. The target device that matches the 64-bit serial ID is selected and available to perform subsequent memory function commands. The MATCH ROM command can also be used with a single TMF0064 on the bus.






Figure 6-9. MATCH ROM Sequence

6.5.3.3 SKIP ROM Command [CCh]

The SKIP ROM command sequence (as Figure 6-10 shows) is the fastest sequence that allows the host to begin transacting with the target device. The Skip ROM command, CCh, allows the host to access the memory functions without issuing the 64-bit serial ID. A memory functions command directly follows the Skip ROM command. If there is a single TMF0064 on the SDQ bus, only the host issues the SKIP ROM command. If issuing the SKIP ROM command when there are multiple targets on the SDQ bus, all the targets respond to the subsequent memory command, resulting in a data collision on the bus.




Figure 6-10. SKIP ROM Sequence

6.5.3.4 SEARCH ROM Command [F0h]

The SEARCH ROM command helps to identify the number of devices and the 64-bit unique ID of each of the devices during the initial system bring-up when the host is not aware of the number of devices on the SDQ bus. The SEARCH ROM command sequence begins with the host generating the RESET pulse of at least 480µs. All the target devices on the SDQ bus responds with a PRESENCE pulse. Next, the host continues by issuing the SEARCH ROM command, F0h. Following the SEARCH ROM command, the host issues three time slots for each bit of the 64-bit serial ID as shown in Figure 6-11. In the first time slot, the target devices begins to transmit the bit of the 64 serial ID starting with the least significant bit. In the second time slot, the target devices transmit the complement of the bit. In the third time slot, the host writes the bit to be selected. The process continues until the end of the 64-bit serial ID. All the target devices that do not match the bit written by the host in the third time slot exits from the search process. If the host read zeros in the first two time slots, then a collision condition has occurred. The host knows there is more than one device on the SDQ bus. By choosing the bit value to write, the host is branching out to eliminate one or more contending target devices. At the end of the first run seguence, the host knows the serial ID of a single device. The sequence is then repeated to identify the serial IDs of the remaining devices on the SDQ bus.




Figure 6-11. SEARCH ROM Sequence

6.5.3.5 RESUME Command [A5h]

When there are multiple targets on the SDQ bus, use the RESUME command, A5h, to maximize the data throughput by reducing the number of bit transactions needed to select the target device. Before issuing the RESUME command, the host must first select the target device by issuing the MATCH ROM or OVERDRIVE



MATCH ROM command sequence. This selects the target device. All other targets do not respond to subsequent memory function commands and RESUME command function.

6.5.3.6 OVERDRIVE SKIP ROM Command [3Ch]

The TMF0064 supports a high speed mode called the Overdrive mode. The OVERDRIVE SKIP ROM command sequence starts with the host generating the RESET pulse of at least 480µs. The TMF0064 responds with a PRESENCE pulse. Next, the host continues by issuing the OVERDRIVE SKIP ROM command, 3Ch, in standard speed. The device now enters Overdrive mode. Verify that all subsequent communication with the target device is at overdrive speed. The host brings all the target devices back to standard speed by issuing a reset pulse of at least 480µs.

If the OVERDRIVE SKIP ROM command is issued when there are multiple targets on the SDQ bus, all the target devices enter Overdrive mode. Verify that all subsequent communication addresses a specific device; this is initiated by issuing a reset pulse at overdrive speed followed by a OVERDRIVE MATCH ROM or SEARCH ROM command sequence. This speeds up the time for the search process. If the OVERDRIVE SKIP ROM command issues when there are multiple targets on the SDQ bus, all the targets begin responding to the subsequent memory command resulting in a bus data collision.

6.5.3.7 OVERDRIVE MATCH ROM Command [69h]

Use the OVERDRIVE MATCH ROM command to select a specific target device when there are multiple target devices on the SDQ bus, and set the selected target into Overdrive mode at the same time. The OVERDRIVE MATCH ROM command is also usable with a single target device on the bus. Select the target device that matches the 64-bit serial ID and is available to perform subsequent memory function commands in overdrive speed. Other target devices that are already in Overdrive mode continue to be in Overdrive mode until the host brings all the target devices back to standard speed by issuing a reset pulse of at least 480µs.

6.5.4 Memory Function Commands

6.5.4.1 Write Scratchpad Command [0Fh]

The Write Scratchpad command, 0Fh, writes to the scratchpad. After selecting the target TMF0064 using the ROM command, the host provides the 2-byte address followed by the data. The device sets the 5LSB bits of the 2-byte address as the scratchpad offset address. Additionally, the 5LSB bits of the E/S register (E[4:0]) are also loaded with the scratchpad offset address. For each subsequent data byte, both the scratchpad offset address and the E/S bits (E[4:0]) are incremented. If the data byte is partial, that data byte is ignored and a error flag called the partial byte flag (PF) is set. This flag is also set if full 2-byte address is not received. This flag gets cleared once the device receives a complete 2-byte address.

During the execution of the Write Scratchpad command, the internal CRC generator computes the 16-bit CRC based on the data stream which includes the write scratchpad command (0Fh), the 2-byte address and the data bytes. The CRC is generated using the CRC16 polynomial ($X^{16} + X^{15} + X^2 + 1$) by first clearing the CRC generator. The host can terminate the Write Scratchpad command sequence at any time by issuing a RESET command. The host can read the 16-bit CRC generated by the TMF0064 device when the scratchpad offset address reaches 11111b.

The TMF0064 memory address range is 0000h to 1FC5h, therefore if the host attempts to write beyond the address range, the internal circuitry of the device sets the six most significant address bits to zero as the 2-byte address is shifted into the internal address register. This modified address can be read back from the Read Scratchpad command. If the host issues a Copy Scratchpad command without reading the scratchpad and verifying the address and the data bytes, the memory contents in the scratchpad is not copied to the destination FRAM memory. If the host attempts to write to a memory location that is write-protected, the device copies the data byte from the 2-byte address from the FRAM memory into the scratchpad instead of the data byte written by the host. In a similar manner, if the host attempts to write to a memory location that is EEPROM-protected, the device copies the bit-wise logical AND of the data byte written by the host and the data byte from the 2-byte address from the FRAM memory into the scratchpad.

Product Folder Links: TMF0064

Copyright © 2025 Texas Instruments Incorporated

6.5.4.2 Read Scratchpad Command [AAh]

To read the scratchpad, the host issues the Read Scratchpad command (AAh) and then reads the 2-byte address, the Ending Offset/Data Status byte (E/S) and finally the scratchpad data starting at the scratchpad offset address. The host verifies the address, E/S byte, and the scratchpad data match with the information transmitted during the Write Scratchpad command. Use the Read Scratchpad command to validate the 2-byte address and the scratchpad data. The host can read the inverted CRC16 once reaching the end of the scratchpad. If the host continues reading after reading the 2 CRC bytes, the host only receives 1s.

6.5.4.3 Copy Scratchpad [55h]

To copy the data from the scratchpad to the FRAM memory, the host can issue the Copy Scratchpad command (55h), followed by the 2-byte address and the E/S byte (referred to as Authorization code) obtained from the Read Scratchpad command. The device copies the scratchpad to the FRAM memory beginning with the target address and ending with the target address plus the scratchpad offset address listed in the E/S byte only if the authorization code matches with the E/S byte, the PF flag is not set and the target address is within in the addressable range. If the host continues to read, the device transmits alternating 0s and 1s. The host can terminate the Copy Scratchpad command sequence by issuing a reset pulse, but only after t_{PROG} duration has elapsed. The TMF0064 does not allow the memory copy by resetting the AA flag if the memory pages are copy-protected pages or if the PF flag is set. This operation can be verified by reading the AA flag bit in the E/S byte through the Read Scratchpad command.

6.5.4.4 Read Memory [F0h]

The host reads the FRAM memory by issuing the Read Memory command (F0h), followed by the 2-byte address. If the host issues an address greater than 1FC5h, the device sets the six most significant address bits to zero. The host then reads the data from either the address within the address range or the modified address until address 1FC5h is reached. If the host continues to read further, the TMF0064 transmits 1s. The host issues a reset pulse to terminate the Read Memory command sequence.

6.5.4.5 Extended Read Memory [A5h]

The Extended Read Memory command works similar to the Read Memory command, except for the 2-byte CRC that is transmitted at the end of each memory page. The host reads the FRAM memory by issuing the Extended Read Memory command (A5h), followed by the 2-byte address. If the host issues an address greater than 1FC5h, the device sets the six most significant address bits to zero. The host then reads the data from either the address within the address range or the modified address until the end of a 32-byte page. At the end of the memory page, the host reads the 2-byte inverted CRC. If the host continues to read, the host receives the data corresponding to the beginning of next page and so on until reaching the end address 1FC4h. If the host continues to read further, the TMF0064 transmits 1s. The host terminates the Read Memory command sequence by issuing a reset pulse.

Product Folder Links: TMF0064

Copyright © 2025 Texas Instruments Incorporated



6.5.4.6 Memory Command Flow Charts




Figure 6-12. Write Scratch Pad Flowchart






Figure 6-13. Read Scratch Pad Flowchart






Figure 6-14. Copy Scratch Pad Flowchart






Figure 6-15. Memory Read Flowchart






Figure 6-16. Extended Memory Read Flowchart



6.5.5 SDQ Signaling

The single wire communication does not have a reference clock and is critical to adhere to stringent timing protocols to maintain the data integrity. The timing protocol consists of four types of signaling:

- 1. Reset sequence with reset pulse and presence pulse
- 2. Write-zero timing sequence
- 3. Write-one timing sequence
- 4. Read-data timing sequence

The host initiates the communication by pulling the SDQ line low, except for the presence pulse which is initiated by the target devices on the SDQ bus. The target devices communicates at two different speeds: standard and overdrive. The target device by default only communicates at standard speed unless the device is set into the Overdrive mode, in which case the target device responds to commands issued in the Overdrive timing (fast timing). All the timing waveforms below are applicable to both Standard timing and Overdrive timing.

All SDQ signaling begins with initializing the device, followed by the host driving the bus low to write a 1 or 0, or to begin the start frame for a bit read. Reset Sequence Timing Diagram shows the initialization timing, whereas Write-One Timing Diagram, Write-Zero Timing Diagram, and Read-Data Timing Diagram show that the host initiates each bit by driving the SDQ bus low for the start period, t_{W1L} / t_{W0L} / t_{RL} . After the bit initiates, either the host continues controlling the bus during a WRITE, or the target device controls the bus to transfer a 0 bit during a READ.

6.5.5.1 RESET and PRESENCE PULSE

During the reset sequence, if the SDQ bus is driven low for more than 120 μ s, the target devices can be reset. If the SDQ bus is driven low for more than 480 μ s, then the target devices reset and indicate that the devices are ready for communication by responding with a presence pulse. If the TMF0064 is in Overdrive mode and a t_{RSTL} duration of 480 μ s or longer is issued by the host, the device exits the Overdrive mode returning to standard speed. If the device is in Overdrive mode and t_{RSTL} is no longer than 80 μ s, the device remains in Overdrive mode. If the device is in Overdrive mode and t_{RSTL} is between 80 μ s and 480 μ s, the device resets, but the communication speed is undetermined.

Reset Sequence Timing Diagram shows the reset pulse initiated by host and Response Presence Pulse initiated by TMF0064 (target).




Figure 6-17. Reset Sequence Timing Diagram



6.5.5.2 Write-Read-Time Slots

The single wire interface communication does not have a reference clock. Hence, all communication is performed asynchronously with fixed time slot (t_{SLOT}) and variable pulse width to indicate logic 0 and 1. In idle state, the external pullup resistor holds the line high. Whether all bit communication is a write or a read, the host initiates both by driving the data line low and the bit value is decoded as the time for which the data line is held low.

Even though the communication is one bit at a time, the data exchanged between the host and device is performed at byte boundary. Every byte is sent least significant bit first. The device behavior is not verified when incomplete bytes are sent.

The Write-One timing diagram in Write-One Timing Diagram shows that the host initiates the write-one transmission by pulling the SDQ bus low for the t_F + t_{W1L} - t_ϵ duration and then releasing the SDQ bus. Similarly, the Write-Zero timing diagram in Write-Zero Timing Diagram shows that the host initiates the write-zero transmission by the pulling the SDQ bus low for the t_F + t_{W0L} - t_ϵ duration and then releasing the SDQ bus. As the voltage on the SDQ bus falls below the threshold V_{TL} , the device starts the internal timing generator that determines when the SDQ line is sampled during a write-time slot to determine whether the bit is 1 or 0. The device samples the SDQ line some time between the max t_{W1L} duration and the min t_{W0L} duration.

The read-data timing diagram in Read-Data Timing Diagram shows that the host initiates the transmission of the bit by pulling the SDQ bus low for the t_F + t_{RL} duration. The device then responds by either driving the SDQ bus low to transmit a READ 0 or releasing the SDQ bus to transmit a READ 1. The host must factor the rise time due to the pullup resistor and bus capacitance, to determine the sampling window to sample the bit level sent by the device or driving the next read bit time slot.




Figure 6-18. Write-One Timing Diagram






Figure 6-20. Read-Data Timing Diagram

6.5.6 IDLE

If the SDQ bus is high, the bus is in the IDLE state. Suspend bus transactions by leaving the SDQ bus in IDLE. Bus transactions can resume at any time from the IDLE state.



6.5.7 CRC Generation

The TMF0064 has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus host can compute a CRC value from the first 56 bits of the 64-bit ROM and compare the CRC value to the value stored within the TMF0064 to determine if the ROM data the bus host receives is error-free. The equivalent polynomial function of this CRC is:

$$X^8 + X^5 + X^4 + 1 \tag{1}$$

The bus host entirely determines the comparison of CRC values and decision to continue with an operation. No circuitry on the TMF0064 prevents a command sequence from proceeding if the CRC stored in or calculated by the device does not match the value generated by the bus host. Proper use of the CRC can result in a communication channel with a high level of integrity.




Figure 6-21. 8-Bit CRC Generator Circuit (X8 + X5 + X4 + 1)

Copyright © 2025 Texas Instruments Incorporated



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

A typical application consists of a microcontroller configured as the SDQ communication host device and the TMF0064 is the SDQ target device. The host and target have open drain functionality for which a pull-up resistor (typically 500Ω) is required connected to a pull-up voltage in the range of 3.13V to 5.25V.

7.2 Typical Application

Avoid additional capacitances on the SDQ bus. Any capacitance greater than C_{CABLE} can result in a communication failure. Do not add decoupling or bypass capacitors to the SDQ line.




Figure 7-1. Typical Application Circuit

7.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE				
Pull-up voltage	3.13V to 5.25V				
Operating free-air temperature	-10°C to 85°C				
Pull-up resistor	500Ω				




7.2.2 Detailed Design Procedure

Implementing the SDQ host using a bit-banging over GPIO is possible. In this case, consider additional error checking for the reset routine of the TMF0064 to verify that the target operates as expected on the bus.

Whenever the host sends a reset, the target devices acknowledge the reset with a presence pulse. Before the presence pulse, the host must confirm that the bus releases and returns to a high level, indicating that nothing is holding the bus unexpectedly low. As the minimum t_{PDH} is 15 μ s, the host look for a logic high on the bus 10 μ s after releasing the bus at the end of the reset is sufficient to confirm the bus released for the target devices to acknowledge.

7.2.3 Application Curves



7.3 Power Supply Recommendations

The TMF0064 is a low-power device that only needs to turn on when communicating. The device power comes from the voltage supply used for digital I/O in the system. A dedicated VCC pin does not exist in the device; there is not a requirement of a supply input bypass capacitor. The device obtains power from the SDQ communication input which is sustainable during normal communication activity.

The ramp time of the SDQ voltage when power is initially applied can be slow due to current limiting from the source. Ramp times greater than 200µs can cause undesired bouncing of the POR circuit and result in the device not generating a presence pulse. To account for this undesired effect on the device, a best practice for the communication host is to issue a *hard* reset to the device by pulling down the SDQ line for >5ms and then releasing the SDQ bus before issuing the reset pulse that is approximately 480µs long.

Figure 7-4 illustrates the best practice for dealing with initial power on ramps.



Figure 7-4. Power-Up Best Practice

- 1. Initial power-on ramps can be long in duration.
- 2. The host issues a hard reset of > 5ms, resetting the device
- 3. TMF0064 responds to the hard reset by issuing a presence pulse.
- 4. Apply a soft reset of approximately 480µs after the previous presence pulse.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



5. TMF0064 responds to the soft reset by issuing a presence pulse.

7.4 Layout

7.4.1 Layout Guidelines

The TMF0064 only has one signal (SDQ). Best practice is to route the signal trace directly from the SDQ pin of device to the external connector of the application system or to host SDQ host device. Properly shield the signal trace with a parallel ground plane as shown in Figure 7-5. If a full ground plane is not available to the TMF0064, then try to connect GND pin with a large trace surrounding most of the device. Have a trace leaving the GND pin that is adjacent to SDQ pin so that it follows the SDQ trace back to the SDQ host interface pins.

7.4.2 Layout Example




Figure 7-5. Example Board Layout

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *TMF0064*



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

SDQ[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES				
September 2025	*	Initial Release				

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish ⁽⁴⁾	MSL Peak Temp	Op Temp (°C)	Device Marking ⁽⁵⁾ (6)
TMF0064DRPR	ACTIVE	SON	DRP	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-10°C to 85°C	TMF0064

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




10.2 Tape and Reel Information



TAPE DIMENSIONS KO P1 BO W Cavity AO Cavity AO Cavity AO Cavity AO Cavity AO Cavity Cavity


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMF0064DRPR	SON	DRP	6	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2






Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMF0064DRPR	SON	DRP	6	3000	367.0	367.0	35.0



MECHANICAL DATA



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



THERMAL PAD MECHANICAL DATA

DRP (S-PVSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4207637/G 06/11


NOTE: All linear dimensions are in millimeters



LAND PATTERN DATA


DRP (S-PVSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025