

# TLV771 150mA, Small-Size, High-PSRR, Low-Dropout Regulator

#### 1 Features

High PSRR: 55dB (1MHz) V<sub>IN</sub> range: 1.4V to 5.5V

Fixed output voltage range: 0.6V to 3.3V

Output voltage accuracy: 2%

Low dropout voltage:

113mV at 150mA (3.3V<sub>OUT</sub>)

Foldback current limit

Active output pulldown resistor

Packages:

1mm × 1mm, 4-pin X2SON (DQN)

- 5-pin SOT-23 (DBV)

# 2 Applications

**Smartphones** 

**Tablets** 

Gaming consoles

**Notebooks** 

Streaming media players

Set-top boxes

Camera modules

## 3 Description


The TLV771 is a small, low-dropout (LDO) linear regulator that sources 150mA of output current. This LDO provides a voltage source with high PSRR and load and line transient performance that meets the requirements for a variety of circuits. The TLV771 has a 1.4V to 5.5V input voltage range and a 0.6V to 3.3V output voltage range. This flexibility makes the device useful for multiple applications.

The TLV771 features an internal soft-start circuit to avoid excessive inrush current, thus minimizing the input voltage drop during start-up. An active pulldown circuit quickly discharges the output when the LDO is disabled and provides a known start-up state. The EN input allows an external logic signal to enable or disable the regulated output. The LDO is stable with small ceramic capacitors, allowing for a small overall package size. The operating junction temperature range is from -40°C to +125°C. This LDO is available in standard SOT-23 (DBV) and 1mm × 1mm X2SON (DQN) packages.

**Package Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TI V771	DQN (X2SON, 4)	1mm × 1mm
	DBV (SOT-23, 5)	2.9mm × 2.8mm

- For more information, see the Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical Application Circuit** 



# **Table of Contents**

1 Features	1	6.4 Device Functional Modes	12
2 Applications	1	7 Application and Implementation	13
3 Description	1	7.1 Application Information	13
4 Pin Configuration and Functions		7.2 Typical Application	
5 Specifications	4	7.3 Power Supply Recommendations	15
5.1 Absolute Maximum Ratings		7.4 Layout	
5.2 ESD Ratings		8 Device and Documentation Support	
5.3 Recommended Operating Conditions		8.1 Documentation Support	16
5.4 Thermal Information		8.2 Receiving Notification of Documentation Updates.	
5.5 Electrical Characteristics	<mark>5</mark>	8.3 Support Resources	16
5.6 Switching Characteristics		8.4 Trademarks	
5.7 Typical Characteristics		8.5 Electrostatic Discharge Caution	16
6 Detailed Description		8.6 Glossary	
6.1 Overview		9 Revision History	
6.2 Functional Block Diagram	10	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	17
·			



# **4 Pin Configuration and Functions**




Figure 4-1. DQN Package, 1mm × 1mm, 4-Pin X2SON (Top View)




Figure 4-2. DBV Package, 5-Pin SOT-23 (Top View)

**Table 4-1. Pin Functions** 

	PIN		TYPE(1)	DESCRIPTION
NAME	X2SON	SOT-23	ITPE	DESCRIPTION
EN	3	3	1	Enable input. A low voltage ( $< V_{EN(LOW)}$ ) on this pin turns the regulator off and discharges the output pin to GND. A high voltage ( $> V_{EN(HI)}$ ) on this pin enables the regulator output.
GND	2	2	G	Common ground.
IN	4	1	Input voltage supply. For best transient response and to minimize input impedance, use the nominal value or larger capacitor from IN to ground; so the <i>Recommended Operating Conditions</i> . Place the input capacitor as clo	
N/C	_	4	_	No internal electrical connection. Connect to GND for improved thermal performance.
OUT	1	5	0	Regulated output voltage. A low equivalent series resistance (ESR) capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor listed in the <i>Recommended Operating Conditions</i> . Place the output capacitor as close to the OUT and GND pins of the device as possible. An internal pulldown resistor prevents a charge from remaining on $V_{OUT}$ when the regulator is in shutdown mode ( $V_{EN} < V_{EN(LOW)}$ ).
Thermal Pad	5	_	_	Thermal pad for the X2SON package. Connect this pad to GND or leave floating.  Do not connect to any potential other than GND. Connect the thermal pad to a large-area ground plane for best thermal performance.

<sup>(1)</sup> I = input, O = output, I/O = input or output, and G = ground.



# **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

		MIN	MAX	UNIT
	Input, V <sub>IN</sub>	-0.3	6.5	
Voltage	Output, V <sub>OUT</sub>	-0.3	6.0 or V <sub>IN</sub> + 0.3 <sup>(2)</sup>	V
	Enable, V <sub>EN</sub>	-0.3	6.5	
Current	Maximum output, I <sub>OUT</sub> <sup>(4)</sup>	Internall	y limited	Α
Townsersture	Operating junction, T <sub>J</sub>	-55	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The maximum value of  $V_{OUT}$  is the lesser of 6.0V or  $(V_{IN} + 0.3V)$ .
- (3) All voltages are with respect to the GND pin.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

#### 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Liectrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

#### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input supply voltage	1.4	5.5	V
V <sub>EN</sub>	Enable input voltage	0	5.5	V
V <sub>OUT</sub>	Nominal output voltage range	0.6	3.3	V
I <sub>OUT</sub>	Output current	0	150	mA
C <sub>IN</sub>	Input capacitor <sup>(2)</sup>		1	μF
C <sub>OUT</sub>	Output capacitance <sup>(3)</sup>	0.47	40	μF
ESR	Output capacitor effective series resistance		100	mΩ
T <sub>J</sub>	Operating junction temperature	-40	125	°C

- (1) All voltages are with respect to GND.
- (2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.47µF minimum is recommended to counteract the effect of source resistance and inductance, which in some cases causes symptoms of system-level instability such as ringing or oscillation, especially in the presence of load transients. If needed use a larger input capacitance, depending on the characteristics of the input voltage source.
- (3) Effective output capacitance of 0.47μF minimum and 40μF maximum is required for stability. The effective output capacitance accounts for tolerance, temperature, voltage, and any other factors that affect the value, and is often 50% smaller than the capacitors specified value.

Product Folder Links: TLV771



#### **5.4 Thermal Information**

		TLV	/771	
	THERMAL METRIC(1)		DQN (X2SON)	UNIT
		5 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	242.5	236.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	140.9	218.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	109.4	180.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	76.1	16.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	108.8	179.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	157.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

#### 5.5 Electrical Characteristics

specifications apply for  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.4V, whichever is greater,  $V_{EN}$  =  $V_{IN}$ ,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F, and  $C_{OUT}$  = 1  $\mu$ F (unless otherwise noted); all typical values are at  $T_J$  = 25°C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
			1.2V ≤ V <sub>OUT</sub> < 1.8V	-2.5		2.5	
			1.8V ≤ V <sub>OUT</sub> ≤ 3.3V	-2		2	
ΔV <sub>OUT</sub>	Output voltage tolerance		1.2V ≤ V <sub>OUT</sub> < 1.8V	-3		3	%
		$T_J = -40$ °C to 85°C	1.8V ≤ V <sub>OUT</sub> < 2.5V	-2.75		2.75	
			$2.5V \le V_{OUT} \le 3.3V$	-2.5		2.5	
ΔV <sub>OUT</sub>	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 0.5V)$ to	5.5V		0.01	0.1	%/V
ΔV <sub>OUT</sub>	Load regulation	I <sub>OUT</sub> = 1mA to 150mA			85	110	μV/mA
I <sub>GND</sub>	Quiescent ground current	V <sub>EN</sub> = V <sub>IN</sub> = 5.5V, I <sub>OUT</sub> = 0 m	nA, T <sub>J</sub> = -40°C to 85°C		80	120	μA
I <sub>SHDN</sub>	Shutdown ground current	$V_{EN} < V_{EN(LOW)}$ , $V_{IN} = 5.5 V$ ,	T <sub>J</sub> = -40°C to 85°C		0.01	2	μA
			$1.2V \le V_{OUT} < 1.8V^{(1)}$			260	
		IOUT = 150mA,	1.8V ≤ V <sub>OUT</sub> < 2.5V			170	
	VIN - 9576 ^ VOUT(NOM)	$V_{IN} = 95\% \times V_{OUT(NOM)}$	2.5V ≤ V <sub>OUT</sub> < 2.8V			130	mV
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Dranautvaltaga		$2.8V \le V_{OUT} \le 3.3V$			113	
V <sub>DO</sub>	V <sub>DO</sub> Dropout voltage		$1.2V \le V_{OUT} < 1.8V^{(1)}$			285	
		I <sub>OUT</sub> = 150mA,	1.8V ≤ V <sub>OUT</sub> < 2.5V			195	
		$V_{IN} = 95\% \times V_{OUT(NOM)}, I_J$ = -40°C to 85°C	$V_{\text{IN}} = 95\% \times V_{\text{OUT(NOM)}}, T_{\text{J}}$ = -40°C to 85°C 2.5V $\leq V_{\text{OUT}} < 2.8V$			150	
			$2.8V \le V_{OUT} \le 3.3V$			140	
I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0.9 x V <sub>OUT(NOM)</sub> , T <sub>J</sub> =	= -40°C to 85°C	200		460	mA
I <sub>SC</sub>	Short-circuit current limit	V <sub>OUT</sub> = 0V			42		mA
PSRR	Power-supply rejection ratio	I <sub>OUT</sub> = 50mA,	f = 100kHz		56		dB
FORK	Power-supply rejection ratio	$V_{IN} = V_{OUT} + 1.0V$	f = 1MHz		55		uБ
V <sub>N</sub>	Output noise voltage	BW = 10Hz to 100kHz, $V_{OU}$	<sub>Γ</sub> = 1.2V, I <sub>OUT</sub> = 50mA		90		μV <sub>RMS</sub>
R <sub>PULLDOWN</sub>	Output automatic discharge pulldown resistance	V <sub>EN</sub> < V <sub>EN(LOW)</sub> (output disal	bled), V <sub>IN</sub> = 3.3V		135		Ω
_	Th1 - b - st-1	T <sub>J</sub> rising			160		°C
T <sub>SD</sub>	Thermal shutdown	T <sub>J</sub> falling			140		
V <sub>EN(LOW)</sub>	Low input threshold	V <sub>EN</sub> falling until the output is 85°C	disabled, T <sub>J</sub> = -40°C to			0.3	V
V <sub>EN(HI)</sub>	High input threshold	V <sub>EN</sub> rising until the output is	enabled, T <sub>J</sub> = –40°C to 85°C	0.9			V
I <sub>EN</sub>	EN input leakage current	V <sub>EN</sub> = 5.5V and V <sub>IN</sub> = 5.5V			0.01	1	μA

<sup>(1)</sup> For  $V_{OUT}$  < 1.5V, dropout is tested with  $V_{IN}$  = 1.4V.



# **5.6 Switching Characteristics**

specifications apply for  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5V or 1.4V, whichever is greater,  $V_{EN}$  =  $V_{IN}$ ,  $I_{OUT}$  = 1mA,  $C_{IN}$  = 1 $\mu$ F, and  $C_{OUT}$  = 1 $\mu$ F (unless otherwise noted); all typical values are at  $T_J$  = 25°C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>STR</sub>		From $V_{EN} > V_{EN(HI)}$ to $V_{OUT}$ = 95% of $V_{OUT(NOM)},\ V_{IN}$ rise time = 1V/µs		320		μs

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

## **5.7 Typical Characteristics**


at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1 $\mu$ F (unless otherwise noted)






# 5.7 Typical Characteristics (continued)

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1 $\mu$ F (unless otherwise noted)



# **5.7 Typical Characteristics (continued)**

at operating temperature  $T_J$  = 25°C,  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5V,  $I_{OUT}$  = 1mA,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1 $\mu$ F (unless otherwise noted)






# **6 Detailed Description**

#### 6.1 Overview

The TLV771 provides high PSRR and good transient response in a small 150mA LDO.

This LDO is designed to operate with a single 1µF input capacitor and a single 1µF ceramic output capacitor.

## 6.2 Functional Block Diagram



#### 6.3 Feature Description

#### 6.3.1 Dropout Voltage

Dropout voltage ( $V_{DO}$ ) is defined as  $V_{IN} - V_{OUT}$  at the rated output current ( $I_{RATED}$ ), where the pass transistor is fully on. VIN is the input voltage, VOUT is the output voltage, and IRATED is the maximum IOUT listed in the Recommended Operating Conditions table. At this operating point, the pass transistor is driven fully on. Dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage where the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance (R<sub>DS(ON)</sub>) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the R<sub>DS(ON)</sub> of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (1)

# 6.3.2 Active Discharge

The regulator has an internal MOSFET that connects a pulldown resistor between the output and ground when the device is disabled. This connection actively discharges the output voltage. The active discharge circuit is activated by the enable pin or by the voltage on IN falling below the undervoltage lockout (UVLO) threshold.

Product Folder Links: TLV771

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply collapses. Reverse current flow from the output to the input potentially causes damage to the device. Limit reverse current to no more than 5% of the device rated current for a short period of time.

#### 6.3.3 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall-foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage ( $V_{FOLDBACK}$ ). In a high-load current fault with the output voltage above  $V_{FOLDBACK}$ , the brick-wall scheme limits the output current to the current limit ( $I_{CL}$ ). When the voltage drops below  $V_{FOLDBACK}$ , a foldback current limit activates that scales back the current when the output voltage approaches GND. When the output is shorted, the device supplies a typical current termed the *short-circuit current limit* ( $I_{SC}$ ).  $I_{CL}$  and  $I_{SC}$  are listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . When the device output is shorted and the output is below  $V_{FOLDBACK}$ , the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{SC}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application note.

Figure 6-1 shows a diagram of the foldback current limit.




Figure 6-1. Foldback Current Limit

#### 6.3.4 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short. Thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is high from



large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the device internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 6.4 Device Functional Modes

Table 6-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

Table 6-1. Device Fur	ictional Mode	Comparison
-----------------------	---------------	------------

OPERATING MODE	PARAMETER					
OPERATING WIDDE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	TJ		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	V <sub>EN</sub> > V <sub>EN(HI)</sub>	$I_{OUT} < I_{OUT(max)}$	T <sub>J</sub> < T <sub>SD(shutdown)</sub>		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	V <sub>EN</sub> > V <sub>EN(HI)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	T <sub>J</sub> < T <sub>SD(shutdown)</sub>		
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>EN</sub> < V <sub>EN(LOW)</sub>	Not applicable	$T_{J} > T_{SD(shutdown)}$		

#### 6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

#### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. In this mode, the transient performance of the device becomes significantly degraded. During this mode, the pass transistor is driven fully on. Line or load transients in dropout potentially result in large output voltage deviations.

When the device is in a steady dropout state, the pass transistor is driven fully on. This state is defined as when the device is in dropout, directly after being in a normal regulation state, but *not* during start-up. Dropout occurs when  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ . When the regulator exits dropout, the input voltage returns to a value  $\geq V_{OUT(NOM)} + V_{DO}$ . During this time, the output voltage potentially overshoots for a short period of time.  $V_{OUT(NOM)}$  is the nominal output voltage and  $V_{DO}$  is the dropout voltage. During dropout exit, the device pulls the pass transistor back from being driven fully on.

#### 6.4.3 Disabled

Shutdown the device output by forcing the enable pin voltage to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor turns off and internal circuits shut down. The output voltage is also actively discharged to ground by an internal discharge circuit from the output to ground.

Product Folder Links: TLV771



# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

## 7.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature. However, using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

## 7.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than  $0.5\Omega$ . For typical operation of the TLV771, connect a  $1\mu F$  capacitor to the input. Use a higher value capacitor if large, fast rise-time, load, or line transients are anticipated. Additionally, use a higher-value capacitor if the device is located several inches from the input power source.

Dynamic performance of the device is improved by using an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability. Make sure that the minimum derated output capacitance is equal to or greater than 0.47µF. When the output voltage is ramping up, the inrush current depends on the size of the output capacitance. During start-up, the output current is potentially as high as the current limit value for larger output capacitors.



## 7.2 Typical Application

#### 7.2.1 Application

Figure 7-1 shows a typical application circuit for the TLV771.




Figure 7-1. TLV771 Typical Application

#### 7.2.2 Design Requirements

Table 7-1 summarizes the design requirements for Figure 7-1.

Maximum ambient temperature

 PARAMETER
 VALUE

 Input voltage range
 4.0V ± 5%

 Output voltage
 3.3V

 Output current
 100mA


85°C

**Table 7-1. Design Parameters** 

## 7.2.3 Detailed Design Procedure

For this design example, the 3.3V output version (TLV77133) is selected. A nominal 4.0V input supply is assumed. Use a minimum  $1\mu F$  input capacitor to minimize the effect of resistance and inductance between the 4.0V source and the LDO input. Use a minimum  $0.47\mu F$  output capacitance for stability and good load transient response. The dropout voltage ( $V_{DO}$ ) is less than 140mV maximum at a 3.3V output voltage and 150mA output current. Thus, there are no dropout issues with a minimum input voltage of 3.8V and a maximum output current of 100mA. The minimum input voltage is calculated at 4.0V - 5%.

#### 7.2.4 Application Curves



Product Folder Links: TLV771

## 7.3 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.4V to 5.5V. Make sure the input is well regulated and free of spurious noise, so the regulator provides a well regulated output with optimum dynamic performance. Set the input supply to at least  $V_{OUT(nom)} + 0.5V$  or 1.4V, whichever is greater.

Use a 1µF or greater input capacitor to reduce the impedance of the input supply, especially during transients.

#### 7.4 Layout

## 7.4.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections to optimize thermal performance.
- · Place thermal vias around the device to distribute the heat.
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via wicks solder or solder
  paste away from the thermal pad joint during the soldering process. Thus, leading to a compromised solder
  joint on the thermal pad.

#### 7.4.2 Layout Examples




Figure 7-4. DBV Package (SOT-23) Typical Layout




Figure 7-5. DQN Package (X2SON) Typical Layout



# 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed in this section.

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

• Texas Instruments, Know Your Limits application note

#### 8.1.2 Device Nomenclature

**Table 8-1. Device Nomenclature** 

PRODUCT <sup>(1)</sup>	DESCRIPTION
TLV771 <b>xx(x)Pyyyz</b>	<ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8V; 125 = 1.25V).</li> <li>P indicates an active output discharge feature.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for reel (3000 pieces).</li> </ul>

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

## 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: TLV771



# 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (May 2024) to Revision A (April 2025)	Page
•	Changed Functional Block Diagram: Deleted 500kΩ resistor from EN trace	10
•	Changed DQN Package (X2SON) Typical Layout: Deleted C <sub>IN</sub> and C <sub>OUT</sub> labels from figure	15

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV77112PDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3EZF
TLV77112PDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3EZF
TLV77112PDQNR	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	РВ
TLV77112PDQNR.A	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PB
TLV77118PDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F1F
TLV77118PDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F1F
TLV77118PDQNR	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PC
TLV77118PDQNR.A	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PC
TLV77125PDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F2F
TLV77125PDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F2F
TLV77125PDQNR	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD
TLV77125PDQNR.A	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PD
TLV77128PDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F3F
TLV77128PDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F3F
TLV77128PDQNR	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE
TLV77128PDQNR.A	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE
TLV77133PDBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F4F
TLV77133PDBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	3F4F
TLV77133PDQNR	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF
TLV77133PDQNR.A	Active	Production	X2SON (DQN)   4	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 19-Feb-2025

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV77112PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV77112PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV77118PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV77118PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV77125PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV77125PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV77128PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV77128PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TLV77133PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV77133PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2



www.ti.com 19-Feb-2025



\*All dimensions are nominal

7 til dilliciololio die Hollina								
Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV77112PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
TLV77112PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0	
TLV77118PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
TLV77118PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0	
TLV77125PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
TLV77125PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0	
TLV77128PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
TLV77128PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0	
TLV77133PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0	
TLV77133PDQNR	X2SON	DQN	4	3000	210.0	185.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210367/F



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- 4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- 5. Shape of exposed side leads may differ.
- 6. Number and location of exposed tie bars may vary.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated