











TLV2553

SLAS354C - SEPTEMBER 2001 - REVISED SEPTEMBER 2015

TLV2553 12-Bit, 200-KSPS, 11-Channel, Low-Power, Serial ADC

Features

- 12-Bit-Resolution A/D Converter
- Up to 200 KSPS (150 KSPS for 3 V) Throughput Over Operating Temperature Range With 12-Bit **Output Mode**
- 11 Analog Input Channels
- 3 Built-In Self-Test Modes
- Inherent Sample and Hold Function
- Linearity Error, ±1 LSB Maximum
- On-Chip Conversion Clock
- Unipolar or Bipolar Output Operation
- Programmable MSB or LSB First
- Programmable Power Down
- Programmable Output Data Length
- SPI Compatible Serial Interface With I/O Clock Frequencies up to 15 MHz (CPOL=0, CPHA=0)

Applications

- Process Control
- Portable Data Logging
- **Battery-Powered Instruments**

3 Description

The TLV2553 is a 12-bit, switched-capacitor, successive-approximation, analog-to-digital converter. The ADC has three control inputs [chip select (CS), the input-output clock, and the address/control input (DATAIN)], designed for communication with the serial port of a host processor or peripheral through a serial 3-state output.

In addition to the high-speed converter and versatile control capability, the device has an on-chip 14channel multiplexer that can select any one of 11 inputs or any one of three internal self-test voltages using configuration register 1. The sample-and-hold function is automatic. At the end of conversion, when programmed as EOC, the pin 19 output goes high to indicate that conversion is complete. The converter incorporated in the device features differential, highimpedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.

The TLV2553I is characterized for operation from $T_A = -40$ °C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TLV2553IPW	TSSOP (20)	6.50 mm × 4.40 mm		
TLV2553IDW	SOIC (20)	12.80 mm × 7.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram






Table of Contents

1	Features 1		8.1 Overview	20
2	Applications 1		8.2 Functional Block Diagram	20
3	Description 1		8.3 Feature Description	20
4	Revision History2		8.4 Device Functional Modes	2 [,]
5	Pin Configuration and Functions	9	Application and Implementation	
6	Specifications4		9.1 Application Information	
•	6.1 Absolute Maximum Ratings		9.2 Typical Application	2
	6.2 ESD Ratings	10	Power Supply Recommendations	29
	6.3 Recommended Operating Conditions	11	Layout	29
	6.4 Thermal Information5		11.1 Layout Guidelines	29
	6.5 Electrical Characteristics		11.2 Layout Example	30
	6.6 External Reference Specifications	12	Device and Documentation Support	3
	6.7 Operating Characteristics		12.1 Community Resources	3 [.]
	6.8 Timing Requirements: V _{REF+} = 5 V		12.2 Trademarks	3 [.]
	6.9 Timing Requirements: V _{RFF+} = 2.5 V		12.3 Electrostatic Discharge Caution	3 ⁻
	6.10 Typical Characteristics		12.4 Glossary	3 [,]
7	Parameter Measurement Information 18	13	Mechanical, Packaging, and Orderable Information	3 [.]
8	Detailed Description 20			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (September 2002) to Revision C


Page

•	ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	_
	Mechanical, Packaging, and Orderable Information section	1
•	Deleted Available Options table	3
•	Deleted Lead temperature row from Absolute Maximum Ratings	4



5 Pin Configuration and Functions

DW or PW Package 20-Pin SOIC or TSSOP Top View



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AIN0 to AIN10	1 to 9, 11, 12	1	Analog input. These 11 analog-signal inputs are internally multiplexed.
CS	15	I	Chip select. A high-to-low transition on $\overline{\text{CS}}$ resets the internal counters and controls and enables DATA OUT, DATA IN, and I/O CLOCK. A low-to-high transition disables DATA IN and I/O CLOCK within a setup time.
DATA IN	17	I	Serial data input. The 4-bit serial data can be used as address selects the desired analog input channel or test voltage to be converted next, or a command to activate other features. The input data is presented with the MSB (D7) first and is shifted in on the first four rising edges of the I/O CLOCK. After the four address/command bits are read into the command register CMR, I/O CLOCK clocks the remaining four bits of configuration in.
DATA OUT	16	0	3-state serial output for the A/D conversion result. DATA OUT is in the high-impedance state when \overline{CS} is high and active when \overline{CS} is low. With a valid \overline{CS} , DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB/LSB value of the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the logic level corresponding to the next MSB/LSB, and the remaining bits are shifted out in order.
EOC	19	0	End-of-convertions status. Used to indicate the end of conversion (EOC) to the host processor. EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and remains low until the conversion is complete and the data is ready for transfer.
GND	10	_	Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
I/O CLOCK	18	I	 Input /output clock. I/O CLOCK receives the serial input and performs the following four functions: It clocks the eight input data bits into the input data register on the first eight rising edges of I/O CLOCK with the multiplexer address available after the fourth rising edge. On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplexer input begins charging the capacitor array and continues to do so until the last falling edge of I/O CLOCK. The remaining 11 bits of the previous conversion data are shifted out on DATA OUT. Data changes on the falling edge of I/O CLOCK. Control of the conversion is transferred to the internal state controller on the falling edge of the last I/O CLOCK.
REF+	14	I/O	Positive reference voltage The upper reference voltage value (nominally V_{CC}) is applied to REF+. The maximum analog input voltage range is determined by the difference between the voltage applied to terminals REF+ and REF
REF-	13	I/O	Negative reference voltage. The lower reference voltage value (nominally ground) is applied to REF–. This pin is connected to analog ground (GND of the ADC) when internal reference is used.
V _{CC}	20	_	Positive supply voltage



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽²⁾	-0.5	6.5	
V_{I}	Input voltage (any input)	-0.3	$V_{CC} + 0.3$	
Vo	Output voltage	-0.3	$V_{CC} + 0.3$	V
V_{ref+}	Positive reference voltage	-0.3	$V_{CC} + 0.3$	
V_{ref-}	Negative reference voltage	-0.3	$V_{CC} + 0.3$	
I	Peak input current (any input)	-20	20	A
	Peak total input current (all inputs)	-30	30	mA
T_{J}	Operating virtual junction temperature	-40	150	
T _A	Operating free-air temperature	-40	85	°C
T _{stg}	Storage temperature	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values are with respect to the GND terminal with REF- and GND wired together (unless otherwise noted).

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage			2.7		5.5	V
			16-bit I/O	0.01		15	
	I/O CLOCK frequency	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	12-bit I/O	0.01		15	NAL I—
			8-bit I/O	0.01		15	MHz
		V _{CC} = 2.7 V to 3.6 V		0.01		10	
I/O CLOCK	Tolerable clock jitter	V _{CC} = 4.5 V to 5.5 V				0.38	ns
	Aperature jitter	V _{CC} = 4.5 V to 5.5 V			100		ps
		V _{CC} = 4.5 V to 5.5 V		0		(REF+) – (REF–)	
	Analog input voltage ⁽¹⁾	V _{CC} = 3 V to 3.6 V		0		(REF+) – (REF–)	V
		V _{CC} = 2.7 V to 3 V		0		(REF+) – (REF–)	
M	High level control inner which	V _{CC} = 4.5 V to 5.5 V		2			V
V_{IH}	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		2.1			V
M	Law law I agetral in a structural to a se	V _{CC} = 4.5 V to 5.5 V				0.8	\ /
V_{IL}	Low-level control input voltage	V _{CC} = 2.7 V to 3.6 V				0.6	V
T _A	Operating free-air temperature	TLV2553I		-40		85	°C

⁽¹⁾ Analog input voltages greater than the voltage applied to REF+ convert as all ones (11111111111), while input voltages less than the voltage applied to REF- convert as all zeros (000000000000).

6.4 Thermal Information

		TLV		
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66	88.1	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	31.4	21.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	33.7	40.4	°C/W
Ψлт	Junction-to-top characterization parameter	7.4	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	33.3	39.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range, when V_{CC} = 5 V: V_{REF+} = 5 V, I/O CLOCK frequency = 15 MHz, when V_{CC} = 2.7 V: V_{REF+} = 2.5 V, I/O CLOCK frequency = 10 MHz (unless otherwise noted)

	PARAMETER		TEST C	CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V	High-level output voltage	10	$V_{CC} = 4.5 \text{ V}, I_{OH} = -6 \text{ V}_{CC} = 2.7 \text{ V}, I_{OH} = -6 \text{ V}_{CC} = 2.7 \text{ V}$		30 pF	2.4			V
V _{OH}	nign-ievei output voitag	ge	$V_{CC} = 4.5 \text{ V}, I_{OH} = -2.0 \text{ V}$ $V_{CC} = 2.7 \text{ V}, I_{OH} = -2.0 \text{ V}$		30 pr	V _{CC} – 0.1			٧
V_{OL}	Low-level output voltag	٥	$V_{CC} = 4.5 \text{ V}, I_{OL} = -1 \text{ V}_{CC} = 2.7 \text{ V}, I_{OL} = -0 \text{ V}_{CC} = 2.7 \text{ V}$		30 pF			0.4	V
VOL	Low level output voltag		$V_{CC} = 4.5 \text{ V}, I_{OL} = -2.0 \text{ V}$ $V_{CC} = 2.7 \text{ V}, I_{OL} = -2.0 \text{ V}$		30 pi			0.1	V
1	High-impedance off-sta	te output current	$V_O = V_{CC}, \overline{CS} = V_{CC}$				1	2.5	μA
I _{OZ}	riigii-iiripedance oii-sta	ile output current	$V_O = 0 V, \overline{CS} = V_{CC}$				-1	-2.5	μΛ
	Operating aupply aurre	n+	$\overline{\text{CS}} = 0 \text{ V},$	$V_{CC} = 5 V$				1.2	mA
I _{CC}	Operating supply curre	TIL .	External reference	$V_{CC} = 2.7 \text{ V}$				0.9	ША
			For all digital inputs,	Software power down Auto power down			0.1	1	
I _{CC(PD)}	Power-down current		$0 \le V_1 \le 0.5 \text{ V or}$ $V_1 \ge V_{CC} - 0.5 \text{ V},$ I/O CLOCK = 0 V				0.1	10	μΑ
I _{IH}	High-level input current		$V_I = V_{CC}$				0.005	2.5	μΑ
I _{IL}	Low-level input current		$V_I = 0 V$				-0.005	-2.5	μΑ
L.	Selected channel leaka	ao current	Selected channel at V _{CC} , Unselected channel at 0 V				1	μA	
I _{lkg}	Selected Charmer leaka	ige current	Selected channel at 0 V, Unselected channel at V _{CC}				-1	μΑ	
f	Internal oscillator freque	onov	V _{CC} = 4.5 V to 5.5 V		3.27			MHz	
fosc	internal oscillator frequi	епсу	V _{CC} = 2.7 V to 3.6 V		2.56			IVII IZ	
	Conversion time		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$					4.15	
convert	$t_{convert}$ (13.5 × (1/ f_{OSC}) + 25 ns)		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$					5.54	μs
	Internal oscillator freque	ency voltage				3.6		4.1	V
7	Input impedance (2)	Analog inputs	V _{CC} = 4.5 V	V _{CC} = 4.5 V				500	_
Z _i	input impedance (=)	Analog inputs	V _{CC} = 2.7 V				600	Ω	
	Innut conscitones	Analog inputs					45	55	nE
C _i	Input capacitance	Control inputs					5	15	pF

All typical values are at V_{CC} = 5 V, T_A = 25°C. The switch resistance is very nonlinear and varies with input voltage and supply voltage. This is the worst case.



6.6 External Reference Specifications

	PARAMETER	TE	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
DEE Deference input welters		$V_{CC} = 4.5 \text{ V to}$	5.5 V	-0.1	0	0.1	V
REF-	Reference input voltage	$V_{CC} = 2.7 \text{ V to}$	3.6 V	-0.1	0	0.1	V
DEE.	Deference input voltage	$V_{CC} = 4.5 \text{ V to}$	5.5 V	2		V _{CC}	V
REF+	Reference input voltage	V _{CC} = 2.7 V to	3.6 V	2		V _{CC}	V
	External reference input voltage difference,	$V_{CC} = 4.5 \text{ V to}$	5.5 V	1.9		V_{CC}	V
	$(REF+) - (REF-)^{(2)}$	$V_{CC} = 2.7 \text{ V to}$	3.6 V	1.9		V_{CC}	V
	Estamal reference comply consent	CS at 0 V	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			0.94	A
	External reference supply current	CS at 0 v	V _{CC} = 2.7 V to 3.6 V			0.62	mA
			Static	1			ΜΩ
		V _{CC} = 5 V	During sampling/conversion	6		9	kΩ
	Reference input impedance	V _{CC} = 2.7 V	Static	1			ΜΩ
			During sampling/conversion	6		9	kΩ

All typical values are at T_A = 25°C.

6.7 Operating Characteristics

over recommended operating free-air temperature range, $V_{REF+} = 5 \text{ V}$, I/O CLOCK frequency = 15 MHz when $V_{CC} = 5 \text{ V}$, I/O CLOCK frequency = 10 MHz when $V_{CC} = 2.7 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
INL	Integral linearity error ⁽²⁾		-1		1	LSB
DNL	Differential linearity error		-1		1	LSB
Eo	Offset error ⁽³⁾	See (4)	-2		2	mV
EQ	Gain error ⁽³⁾	See ⁽⁴⁾	-3		3	mV
E _T	Total unadjusted error ⁽⁵⁾			±15		LSB
		Address data input = 1011		2048		
	Self-test output code Table 2, (6)	Address data input = 1100		0		
		Address data input = 1101		4095		

⁽¹⁾ All typical values are at T_A = 25°C.

⁽²⁾ Add a 0.1-µF capacitor between REF+ and REF- pins when external reference is used.

²⁾ Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

⁽³⁾ Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point.

⁽⁴⁾ Analog input voltages greater than the voltage applied to REF+ convert as all ones (111111111111), while input voltages less than the voltage applied to REF- convert as all zeros (000000000000).

⁽⁵⁾ Total unadjusted error comprises linearity, zero-scale, and full-scale errors.

⁽⁶⁾ Both the input address and the output codes are expressed in positive logic.



6.8 Timing Requirements: V_{REF+} = 5 V

over recommended operating free-air temperature range, I/O CLOCK frequency = 15 MHz, V_{CC} = 5 V, load = 25 pF (unless otherwise noted)

			MIN	TYP MAX	UNIT	
t _{w1}	Pulse duration I/O CLOCK high or low		26.7	100000	ns	
t _{su1}	Setup time DATA IN valid before I/O CLOCK risin	ng edge (see Figure 32)	12		ns	
t _{h1}	Hold time DATA IN valid after I/O CLOCK rising e	edge (see Figure 32)	0		ns	
t _{su2}	Setup time CS low before first rising I/O CLOCK	edge ⁽¹⁾ (see Figure 33)	25		ns	
t _{h2}	Hold time CS pulse duration high time (see Figure	e 33)	100		ns	
t _{h3}	Hold time CS low after last I/O CLOCK falling edg	ge (see Figure 33)	0		ns	
t _{h4}	Hold time DATA OUT valid after I/O CLOCK fallin	g edge (see Figure 34)	2		ns	
t _{h5}	Hold time $\overline{\text{CS}}$ high after EOC rising edge when $\overline{\text{CS}}$	S is toggled (see Figure 37)	0		ns	
	Delay time CS falling edge to DATA OUT valid	Load = 25 pF		28	ns	
t _{d1}	(MSB or LSB) (see Figure 31)	Load = 10 pF		20	ns	
t _{d2}	Delay time CS rising edge to DATA OUT high imp	pedance (see Figure 31)		10	ns	
t _{d3}	Delay time I/O CLOCK falling edge to next DATA	OUT bit valid (see Figure 34)	2	20	ns	
t _{d4}	Delay time Last I/O CLOCK falling edge to EOC f	alling edge		55	ns	
t _{d5}	Delay time last I/O CLOCK falling edge to CS falli	ing edge to abort conversion		1.5	μs	
t _{t1}	Transition time I/O CLOCK (1)(see Figure 34)			1	μs	
t _{t2}	Transition time DATA OUT (see Figure 34)			5	ns	
t _{t3}	Transition time INT/EOC, C _L at 7 pF (see Figure 3	36)		2.4	ns	
t _{t4}	Transition time DATA IN, CS			10	μs	
t _{cycle}	Total cycle time (sample, conversion and delays) ⁽¹⁾			MAX(t _{convert}) + I/O period (8/12/16 CLKs)	μs	
		Source impedance = 25 Ω	600			
	Channel acquisition time (sample), at 1 k Ω , (1)	Source impedance = 100 Ω	650			
t _{sample}	(See Figure 1 through Figure 6)	Source impedance = 500Ω	700		ns	
		Source impedance = 1 kΩ	1000			

⁽¹⁾ I/O CLOCK period = 8X [1/(I/O CLOCK frequency)] or 12X [1/(I/O CLOCK frequency)] or 16X [1/(I/O CLOCK frequency)] depends on I/O format selected.



6.9 Timing Requirements: $V_{REF+} = 2.5 \text{ V}$

over recommended operating free-air temperature range, I/O CLOCK frequency = 10 MHz, V_{CC} = 2.7 V, load = 25 pF (unless otherwise noted)

			111	UNIT	
Pulse duration I/O CLOCK high or low		40	100000	ns	
letup time DATA IN valid before I/O CLOCK rising edge (see Figure 32) lold time DATA IN valid after I/O CLOCK rising edge (see Figure 32) lold time DATA IN valid after I/O CLOCK rising edge (see Figure 32) lold time CS low before first rising I/O CLOCK edge (1) (see Figure 33) lold time CS pulse duration high time (see Figure 33) lold time CS low after last I/O CLOCK falling edge (see Figure 33) lold time DATA OUT valid after I/O CLOCK falling edge (see Figure 33) lold time DATA OUT valid after I/O CLOCK falling edge (see Figure 33) lold time CS high after EOC rising edge when CS is toggled (see Figure 37) lold time CS falling edge to DATA OUT valid Load = 25 pF Load = 10 pF load =					
Hold time DATA IN valid after I/O CLOCK rising	edge (see Figure 32)	0		ns	
Setup time CS low before first rising I/O CLOCK	33		ns		
Hold time CS pulse duration high time (see Figu	re 33)	100		ns	
Hold time CS low after last I/O CLOCK falling ed	0		ns		
Hold time DATA OUT valid after I/O CLOCK falli	ng edge (see Figure 33)	2		ns	
Hold time CS high after EOC rising edge when C	S is toggled (see Figure 37)	0		ns	
Delay time CS falling edge to DATA OUT valid	Load = 25 pF		30	ns	
(MSB or LSB) (see Figure 31)	Load = 10 pF		22	ns	
Delay time CS rising edge to DATA OUT high im	npedance (see Figure 31)		10	ns	
Delay time I/O CLOCK falling edge to next DATA	2	33	ns		
Delay time Last I/O CLOCK falling edge to EOC		75	ns		
Delay time last I/O CLOCK falling edge to CS fa		1.5	μs		
Transition time I/O CLOCK (1)(see Figure 34)			1	μs	
Transition time DATA OUT (see Figure 34)			5	ns	
Transition time INT/EOC, C _L at 7 pF (see Figure	36)		4	ns	
Transition time DATA IN, CS			10	μs	
Total cycle time (sample, conversion and delays) ⁽¹⁾		MAX(t _{convert}) + I/O period (8/12/16 CLKs)	μs	
	Source impedance = 25 Ω	800			
Channel acquisition time (sample), at 1 $k\Omega$, (1)	Source impedance = 100 Ω	850		ns	
(See Figure 1 through Figure 6)	Source impedance = 500 Ω	1000			
	Source impedance = 1 kΩ	1600			
	Hold time DATA IN valid after I/O CLOCK rising Setup time $\overline{\text{CS}}$ low before first rising I/O CLOCK Hold time $\overline{\text{CS}}$ pulse duration high time (see Figure Hold time $\overline{\text{CS}}$ low after last I/O CLOCK falling ed Hold time DATA OUT valid after I/O CLOCK falling ed Hold time $\overline{\text{CS}}$ high after EOC rising edge when $\overline{\text{CS}}$ Delay time $\overline{\text{CS}}$ falling edge to DATA OUT valid (MSB or LSB) (see Figure 31) Delay time $\overline{\text{CS}}$ rising edge to DATA OUT high im Delay time I/O CLOCK falling edge to next DATA Delay time Last I/O CLOCK falling edge to EOC Delay time last I/O CLOCK falling edge to $\overline{\text{CS}}$ fa Transition time I/O CLOCK (1)(see Figure 34) Transition time DATA OUT (see Figure 34) Transition time $\overline{\text{INT}}/\text{EOC}$, C _L at 7 pF (see Figure Transition time DATA IN, $\overline{\text{CS}}$	Hold time DATA IN valid after I/O CLOCK rising edge (see Figure 32) Setup time \overline{CS} low before first rising I/O CLOCK edge ⁽¹⁾ (see Figure 33) Hold time \overline{CS} pulse duration high time (see Figure 33) Hold time \overline{CS} low after last I/O CLOCK falling edge (see Figure 33) Hold time DATA OUT valid after I/O CLOCK falling edge (see Figure 33) Hold time \overline{CS} high after EOC rising edge when \overline{CS} is toggled (see Figure 37) Delay time \overline{CS} falling edge to DATA OUT valid (MSB or LSB) (see Figure 31) Delay time \overline{CS} rising edge to DATA OUT high impedance (see Figure 31) Delay time I/O CLOCK falling edge to next DATA OUT bit valid (see Figure 34) Delay time Last I/O CLOCK falling edge to EOC falling edge Delay time last I/O CLOCK falling edge to \overline{CS} falling edge to abort conversion Transition time I/O CLOCK (1)(see Figure 34) Transition time DATA OUT (see Figure 34) Transition time DATA OUT (see Figure 34) Transition time DATA IN, \overline{CS} Total cycle time (sample, conversion and delays) Channel acquisition time (sample), at 1 k Ω , (1) Source impedance = 25 Ω Source impedance = 100 Ω Source impedance = 500 Ω	Hold time DATA IN valid after I/O CLOCK rising edge (see Figure 32)0Setup time \overline{CS} low before first rising I/O CLOCK edge (1) (see Figure 33)33Hold time \overline{CS} pulse duration high time (see Figure 33)100Hold time \overline{CS} low after last I/O CLOCK falling edge (see Figure 33)0Hold time \overline{CS} high after EOC rising edge when \overline{CS} is toggled (see Figure 37)0Delay time \overline{CS} falling edge to DATA OUT valid (MSB or LSB) (see Figure 31)Load = 25 pFLoad = 10 pFDelay time I/O CLOCK falling edge to DATA OUT high impedance (see Figure 31)Delay time I/O CLOCK falling edge to next DATA OUT bit valid (see Figure 34)Delay time Last I/O CLOCK falling edge to EOC falling edgeDelay time last I/O CLOCK falling edge to \overline{CS} falling edge to abort conversionTransition time I/O CLOCK (1) (see Figure 34)Transition time DATA OUT (see Figure 34)Transition time \overline{INT}/EOC , C_L at 7 pF (see Figure 36)Transition time \overline{INT}/EOC , C_L at 7 pF (see Figure 36)Total cycle time (sample, conversion and delays) (1)Source impedance = 25 Ω800Source impedance = 100 Ω850Channel acquisition time (sample), at 1 kΩ, (1)Source impedance = 500 Ω1000	Hold time DATA IN valid after I/O CLOCK rising edge (see Figure 32) 0 Setup time \overline{CS} low before first rising I/O CLOCK edge ⁽¹⁾ (see Figure 33) 33 Hold time \overline{CS} pulse duration high time (see Figure 33) 100 Hold time \overline{CS} low after last I/O CLOCK falling edge (see Figure 33) 0 Hold time DATA OUT valid after I/O CLOCK falling edge (see Figure 33) 2 Hold time \overline{CS} high after EOC rising edge when \overline{CS} is toggled (see Figure 37) 0 Delay time \overline{CS} falling edge to DATA OUT valid (MSB or LSB) (see Figure 31) 100 Load = 25 pF 100 Delay time \overline{CS} rising edge to DATA OUT high impedance (see Figure 31) 100 Delay time \overline{CS} rising edge to DATA OUT bith impedance (see Figure 31) 100 Delay time I/O CLOCK falling edge to EOC falling edge 100 Delay time I/O CLOCK falling edge to EOC falling edge 100 Transition time I/O CLOCK falling edge to \overline{CS} falling edge to abort conversion 1.5 Transition time I/O CLOCK (1) (see Figure 34) 11 Transition time DATA OUT (see Figure 34) 11 Transition time DATA OUT (see Figure 34) 15 Transition time DATA IN, \overline{CS} 100 Total cycle time (sample, conversion and delays) (1) 100 Channel acquisition time (sample), at 1 kΩ, (1) (See Figure 1 through Figure 6) 100 Source impedance = 25 Ω 800 Source impedance = 100 Ω 850 Source impedance = 100 Ω 850 Source impedance = 500 Ω 1000	

(1) I/O CLOCK period = 8X [1/(I/O CLOCK frequency)] or 12X [1/(I/O CLOCK frequency)] or 16X [1/(I/O CLOCK frequency)] depends on I/O format selected.





Figure 1. Timing for 12-Clock Transfer Using CS With DATA OUT Set for MSB First





NOTE: To minimize errors caused by noise at $\overline{\text{CS}}$, the internal circuitry waits for a setup time after the $\overline{\text{CS}}$ falling edge before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\text{CS}}$ setup time has elapsed.

Figure 2. Timing for 12-Clock Transfer Not Using CS With DATA OUT Set for MSB First





Figure 3. Timing for 8-Clock Transfer Using CS With DATA OUT Set for MSB First

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated





NOTE: To minimize errors caused by noise at $\overline{\text{CS}}$, the internal circuitry waits for a setup time after the $\overline{\text{CS}}$ falling edge before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum $\overline{\text{CS}}$ setup time has elapsed.

Figure 4. Timing for 8-Clock Transfer Not Using CS With DATA OUT Set for MSB First





Figure 5. Timing for 16-Clock Transfer Using CS With DATA OUT Set for MSB First





NOTE: To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time after the \overline{CS} falling edge before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

Figure 6. Timing for 16-Clock Transfer Not Using CS With DATA OUT Set for MSB First

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated



6.10 Typical Characteristics




Figure 7. Supply Current vs Free-Air Temperature




Figure 8. External Reference Current vs Free-air Temperature




Figure 9. Software Power Down vs Free-air Temperature




Figure 10. Auto Power Down vs Free-air Temperature




Figure 11. Maximum Differential Nonlinearity vs Free-air Temperature






Figure 12. Minimum Differential Nonlinearity vs Free-air Temperature

Copyright © 2001–2015, Texas Instruments Incorporated

Submit Documentation Feedback












Figure 16. Integral Nonlinearity vs Digital Output Code

Submit Documentation Feedback










Figure 18. Gain Error vs Free-air Temperature




Figure 19. Supply Current vs Free-air Temperature




Figure 20. External Reference Current vs Free-air Temperature




Figure 21. Software Power Down vs Free-air Temperature




Figure 22. Auto Power Down vs Free-air Temperature

Copyright © 2001–2015, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 27. Differential Nonlinearity vs Digital Output Code

Digital Output Code







Figure 28. Integral Nonlinearity vs Digital Output Code



7 Parameter Measurement Information




Figure 31. DATA OUT to Hi-Z Voltage Waveforms




Figure 32. DATA IN and I/O CLOCK Voltage




Figure 33. CS and I/O CLOCK Voltage Waveforms




Figure 34. I/O CLOCK and DATA OUT Voltage Waveforms




Figure 35. I/O CLOCK and EOC Voltage Waveforms



Parameter Measurement Information (continued)




Figure 36. EOC and DATA OUT Voltage Waveforms




Figure 37. CS and EOC Waveforms




Figure 38. I/O CLOCK and DATA OUT Voltage




8 Detailed Description

8.1 Overview

Initially, with chip select (\overline{CS}) high, I/O CLOCK and DATA IN are disabled and DATA OUT is in the high-impedance state. \overline{CS} going low begins the conversion sequence by enabling I/O CLOCK and DATA IN and removes DATA OUT from the high-impedance state. The input data is an 8-bit data stream consisting of a 4-bit address or command (D7-D4) and a 4-bit configuration data (D3-D0). Configuration register 1, CFGR1, which controls output data format configuration, consists of a 2-bit data length select (D3-D2), an output MSB or LSB first bit (D1), and a unipolar or bipolar output select bit (D0) that are applied to any command (from DATA IN) except for command 1111b. The I/O CLOCK sequence applied to the I/O CLOCK terminal transfers this data to the input data register. During this transfer, the I/O CLOCK sequence also shifts the previous conversion result from the output data register to DATA OUT. I/O CLOCK receives the input sequence of 8, 12, or 16 clock cycles long depending on the data-length selection in the input data register. Sampling of the analog input begins on the fourth falling edge of the input I/O CLOCK sequence also takes EOC low and begins the conversion.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Analog MUX

The 11 analog inputs, three internal voltages, and power-down mode are selected by the input multiplexer according to the input addresses shown in Table 2. The input multiplexer is a break-before-make type to reduce input-to-input noise rejection resulting from channel switching. Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK and continues for the remaining I/O CLOCK pulses. The sample is held on the falling edge of the last I/O CLOCK pulse. The three internal test inputs are applied to the multiplexer, then sampled and converted in the same manner as the external analog inputs. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.



Feature Description (continued)

8.3.2 Reference

An external reference can be used through two reference input pins, REF+ and REF-. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The values of REF+, REF-, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or lower than REF+ and at zero when the input signal is equal to or lower than REF-.




Figure 39. Reference Block Diagram

8.4 Device Functional Modes

8.4.1 Converter Operation

The operation of the converter is organized as a succession of three distinct cycles: 1) the data I/O cycle, 2) the sampling cycle and 3) the conversion cycle. The first two are partially overlapped.

8.4.2 Data I/O Cycle

The data I/O cycle is defined by the externally provided I/O CLOCK and lasts 8, 12, or 16 clock periods, depending on the selected output data length. During the I/O cycle, the following two operations take place simultaneously. An 8-bit data stream consisting of address/command and configuration information is provided to DATA IN. This data is shifted into the device on the rising edge of the first eight I/O CLOCK clocks. DATA INPUT is ignored after the first eight clocks during 12- or 16-clock I/O transfers. The data output, with a length of 8, 12, or 16 bits, is provided serially on DATA OUT. When CS is held low, the first output data bit occurs on the rising edge of EOC. When CS is toggled between conversions, the first output data bit occurs on the falling edge of CS. This data is the result of the previous conversion period, and after the first output data bit, each succeeding bit is clocked out on the falling edge of each succeeding I/O CLOCK.

8.4.3 Sampling Cycle

During the sampling cycle, one of the analog inputs is internally connected to the capacitor array of the converter to store the analog input signal. The converter starts sampling the selected input immediately after the four address/command bits have been clocked into the input data register. Sampling starts on the fourth falling edge of I/O CLOCK. The converter remains in the sampling mode until the eighth, twelfth, or sixteenth falling edge of the I/O CLOCK depending on the data-length selection.



Device Functional Modes (continued)

After the 8-bit data stream has been clocked in, DATA IN should be held at a fixed digital level until EOC goes high (indicating that the conversion is complete) to maximize the sampling accuracy and minimize the influence of external digital noise.

8.4.4 Conversion Cycle

A conversion cycle is started only after the I/O cycle is completed, which minimizes the influence of external digital noise on the accuracy of the conversion. This cycle is transparent to the user because it is controlled by an internal clock (oscillator). The total conversion time is equal to 13.5 OSC clocks plus a small delay (approximately 125 ns) to start the OSC. During the conversion period, the device performs a successive-approximation conversion on the analog input voltage.

EOC goes low at the start of the conversion cycle and goes high when the conversion is complete and the output data register is latched. After EOC goes low, the analog input can be changed without affecting the conversion result. Because the delay from the falling edge of the last I/O CLOCK to the falling edge of EOC is fixed, any time-varying analog input signals can be digitized at a fixed rate without introducing systematic harmonic distortion or noise due to timing uncertainty.

8.4.5 Power Up and Initialization

After power up, $\overline{\text{CS}}$ must be taken from high to low to begin an I/O cycle. The EOC pin is initially high, and the configuration register is set to all zeroes. The contents of the output data register are random, and the first conversion result should be ignored. To initialize during operation, CS is taken high and is then returned low to begin the next I/O cycle. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

TERMINOLOGY

Current (N) I/O cycle

The entire I/O CLOCK sequence that transfers address and control data into the data register and clocks the digital result from the previous conversion from DATA OUT.

Current (N) conversion cycle

The conversion cycle starts immediately after the current I/O cycle. The end of the current I/O cycle is the last clock falling edge in the I/O CLOCK sequence. The current conversion result is loaded into the output register when conversion is complete.

Current (N) conversion result

The current conversion result is serially shifted out on the next I/O cycle.

The conversion cycle just before the current I/O cycle

The I/O period that follows the current conversion cycle

Table 1. Operational Terminology

8.4.5.1 Example

In 12-bit mode, the result of the current conversion cycle is a 12-bit serial-data stream clocked out during the next I/O cycle. The current I/O cycle must be exactly 12 bits long to maintain synchronization, even when this corrupts the output data from the previous conversion. The current conversion is begun immediately after the twelfth falling edge of the current I/O cycle.

8.4.6 Data Input

The data input is internally connected to an 8-bit serial-input address and control register. The register defines the operation of the converter and the output data length. The host provides the input data byte with the MSB first. Each data bit is clocked in on the rising edge of the I/O CLOCK sequence (see Table 2 for the data input-register format).



Table 2. Command Set (CMR) and Configuration

SDI D[7:4]	0011114115		
Binary	HEX	COMMAND		
0000b	0h	SELECT analog input channel 0		
0001b	1h	SELECT analog input channel 1		
0010b	2h	SELECT analog input channel 2		
0011b	3h	SELECT analog input channel 3		
0100b	4h	SELECT analog input channel 4		
0101b	5h	SELECT analog input channel 5		
0110b	6h	SELECT analog input channel 6		
0111b	7h	SELECT analog input channel 7		
1000b	8h	SELECT analog input channel 8		
1001b	9h	SELECT analog input channel 9		
1010b	Ah	SELECT analog input channel 10		
1011b	Bh	SELECT TEST, Voltage = (VREF+ + VREF-)/2		
1100b	Ch	SELECT TEST, Voltage = REFM		
1101b	Dh	SELECT TEST, Voltage = REFP		
1110b	Eh	SW POWERDOWN (analog + reference)		
1111b	Fh	Reserved		

CFGR1	
SDI D[3:0]	CONFIGURATION
D[3:2]	01: 8-bit output length
	X0: 12-bit output length (see Note)
	11: 16-bit output length
D1	0: MSB out first
	1: LSB out first
D0	0: Unipolar binary
	1: Bipolar 2s complement

Note: Select 12-bit output mode to achieve 200 KSPS sampling rate.

8.4.7 Data Input—Address/Command Bits

The four MSBs (D7–D4) of the input data register are the address or command. These can be used to address one of the 11 input channels, address one of three reference-test voltages, or activate software power-down mode. All address/command bits affect the current conversion, which is the conversion that immediately follows the current I/O cycle. They also have access to CFGR1 except for command 1111b, which is reserved.

8.4.8 Data Output Length

CFGR1 bits (D3 and D2) of the data register select the output data length. The data-length selection is valid for the current I/O cycle (the cycle in which the data is read). The data-length selection, being valid for the current I/O cycle, allows device start-up without losing I/O synchronization. A data length of 8, 12, or 16 bits can be selected. Because the converter has 12-bit resolution, a data length of 12 bits is suggested.

With D3 and D2 set to 00 or 10, the device is in the 12-bit data-length mode and the result of the current conversion is output as a 12-bit serial data stream during the next I/O cycle. The current I/O cycle must be exactly 12 bits long for proper synchronization, even when this means corrupting the output data from a previous conversion. The current conversion is started immediately after the twelfth falling edge of the current I/O cycle.

With bits D3 and D2 set to 11, the 16-bit data-length mode is selected, which allows convenient communication with 16-bit serial interfaces. In the 16-bit mode, the result of the current conversion is output as a 16-bit serial data stream during the next I/O cycle with the four LSBs always reset to 0 (pad bits). The current I/O cycle must be exactly 16 bits long to maintain synchronization even when this means corrupting the output data from the previous conversion. The current conversion is started immediately after the sixteenth falling edge of the current I/O cycle.

With bits D3 and D2 set to 01, the 8-bit data-length mode is selected, which allows fast communication with 8-bit serial interfaces. In the 8-bit mode, the result of the current conversion is output as an 8-bit serial data stream during the next I/O cycle. The current I/O cycle must be exactly eight bits long to maintain synchronization, even when this means corrupting the output data from the previous conversion. The four LSBs of the conversion result are truncated and discarded. The current conversion is started immediately after the eighth falling edge of the current I/O cycle.

Because the D3 and D2 register settings take effect on the I/O cycle when the data length is programmed, there can be a conflict with the previous cycle if the data-word length was changed. This may occur when the data format is selected to be least significant bit first, because at the time the data length change becomes effective (six rising edges of I/O CLOCK), the previous conversion result has already started shifting out. In actual operation, when different data lengths are required within an application and the data length is changed between two conversions, no more than one conversion result can be corrupted and only when it is shifted out in LSB-first format.



8.4.9 LSB Out First

D1 in the CFGR1 controls the direction of the output (binary) data transfer. When D1 is reset to 0, the conversion result is shifted out MSB first. When set to 1, the data is shifted out LSB first. Selection of MSB first or LSB first always affects the next I/O cycle and not the current I/O cycle. When changing from one data direction to another, the current I/O cycle is never disrupted.

8.4.10 Bipolar Output Format

D0 in the CFGR1 controls the binary data format used to represent the conversion result. When D0 is cleared to 0, the conversion result is represented as unipolar (unsigned binary) data. Nominally, the conversion result of an input voltage equal to or less than V_{REF-} is a code with all zeros (000 . . . 0) and the conversion result of an input voltage equal to or greater than V_{REF+} is a code of all ones (111 . . . 1). The conversion result of ($V_{REF+} + V_{REF-}$)/2 is a code of a one followed by zeros (100 ...0).

When D0 is set to 1, the conversion result is represented as bipolar (signed binary) data. Nominally, conversion of an input voltage equal to or less than V_{REF-} is a code of a one followed by zeros (100 . . . 0), and the conversion of an input voltage equal to or greater than V_{REF+} is a code of a zero followed by all ones (011 . . . 1). The conversion result of $(V_{REF+} + V_{REF-})/2$ is a code of all zeros (000 . . . 0). The MSB is interpreted as the sign bit. The bipolar data format is related to the unipolar format in that the MSBs are always each other's complement.

Selection of the unipolar or bipolar format always affects the current conversion cycle, and the result is output during the next I/O cycle. When changing between unipolar and bipolar formats, the data output during the current I/O cycle is not affected.

8.4.11 EOC Output

Pin 19 outputs the status of the ADC conversion. When programmed as EOC, the output indicates the beginning and the end of conversion. In the reset state, EOC is always high. During the sampling period (beginning after the fourth falling edge of the I/O CLOCK sequence), EOC remains high until the internal sampling switch of the converter is safely opened. The opening of the sampling switch occurs after the eighth, twelfth, or sixteenth I/O CLOCK falling edge, depending on the data-length selection in the input data register. After the EOC signal goes low, the analog input signal can be changed without affecting the conversion result.

The EOC signal goes high again after the conversion is completed and the conversion result is latched into the output data register. The rising edge of EOC returns the converter to a reset state and a new $\frac{I}{O}$ cycle begins. On the rising edge of EOC, the first bit of the current conversion result is on DATA OUT when \overline{CS} is low. When \overline{CS} is toggled between conversions, the first bit of the current conversion result occurs on DATA OUT at the falling edge of \overline{CS} .



8.4.12 Chip-Select Input (CS)

 $\overline{\text{CS}}$ enables and disables the device. During normal operation, $\overline{\text{CS}}$ should be low. Although the use of $\overline{\text{CS}}$ is not necessary to synchronize a data transfer, it can be brought high between conversions to coordinate the data transfer of several devices sharing the same bus.

When \overline{CS} is brought high, the serial-data output is immediately brought to the high-impedance state, releasing its output data line to other devices that may share it. After an internally generated debounce time, I/O CLOCK is inhibited, thus preventing any further change in the internal state.

When $\overline{\text{CS}}$ is subsequently brought low again, the device is reset. $\overline{\text{CS}}$ must be held low for an internal debounce time before the reset operation takes effect. After $\overline{\text{CS}}$ is debounced low, I/O CLOCK must remain inactive (low) for a minimum time before a new I/O cycle can start.

CS can interrupt any ongoing data transfer or any ongoing conversion. When $\overline{\text{CS}}$ is debounced low long enough before the end of the current conversion cycle, the previous conversion result is saved in the internal output buffer and shifted out during the next I/O cycle.

When CS is held low continuously for multiple cycles, the first data bit of the newly completed conversion occurs on DATA OUT on the rising edge of EOC.

NOTE

the first cycle in the series still requires a transition \overline{CS} from high to low. When a new conversion is started after the last falling edge of I/O CLOCK, EOC goes low and the serial output is forced low until EOC goes high again.

When $\overline{\text{CS}}$ is toggled between conversions, the first data bit occurs on DATA OUT on the falling edge of $\overline{\text{CS}}$. On each subsequent falling edge of I/O CLOCK after the first data bit appears, the data is changed to the next bit in the serial conversion result until the required number of bits has been output.

8.4.13 Power-Down Features

When command (D7–D4) 1110b is clocked into the input data register during the first four I/O CLOCK cycles, the software power-down mode is selected. Software power down is activated on the falling edge of the fourth I/O CLOCK pulse.

During software power-down, all internal circuitry is put in a low-current standby mode. No conversions is performed. The internal output buffer keeps the previous conversion cycle data results, provided that all digital inputs are greater than $VC_C - 0.5 \text{ V}$ or less than 0.5 V. The I/O logic remains active so the current I/O cycle must be completed even when the power-down mode is selected. Upon power-on reset and before the first I/O cycle, the converter normally begins in the power-down mode. The device remains in the software power-down mode until a valid input address (other than command 1110b or 1111b) is clocked in. Upon completion of that I/O cycle, a normal conversion is performed with the results being shifted out during the next I/O cycle.

The ADC also has an auto power-down mode. This is transparent to users. The ADC gets into auto power-down within 1 I/O CLOCK cycle after the conversion is complete and resumes, with a small delay, after an active CS is sent to the ADC. The resumption is fast enough to be used between cycles.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information


As with most SAR ADCs, the inputs of the TLV2553 are not high-impedance ports. At the start of the sampling phase, the selected input channel experiences a load current, as the internal analog switches close and the sampling capacitor starts to charge (or discharge). This load current decays over time and varies in a nonlinear fashion with respect to input voltage.

The load current is supplied by the input signal source which has non-zero output impedance. As a result, the load current drops non-zero voltage across the output impedance of the signal source creating a time-decaying, nonlinear error between the signal source output and the ADC input. This is called sampling error, and if the sampling error does not decay to less than 1 LSB before the end of the sampling window when the sampling switch opens and conversion begins, the ADC output is inaccurate.

The rate of decay of the sampling error and its nonlinearity over input voltage are highly sensitive to source impedance. In other words, for larger values of source impedance, the sampling error decays more slowly over time, resulting in greater residual error at the end of the sampling window that is also more non-linear over the ADC input voltage range. Nonlinearity in the ADC input translates to nonlinearity or harmonic distortion in the ADC output. Harmonic distortion degrades ADC resolution and translates to a decrease in the ADC's effective number of bits (ENOB). Therefore, driving the ADC input with a low-impedance source is critical for conversion accuracy.

In addition to keeping source impedance as low as possible, TI recommends the following measures for minimizing input sampling error and harmonic distortion associated with the TLV2553 while operating the device at maximum 200-KSPS throughout:

• For AC inputs, the maximum input signal frequency on all channels should be limited to well less than the maximum Nyquist rate of 100 kHz. Figure 40 shows how ENOB degrades as input frequency increases.



 $R_{\text{source}} = 50 \Omega$ $f_{\text{s}} = 200 \text{KSPS}$

Figure 40. ENOB as a Function of Input Signal Frequency

• For DC inputs, ensure that there are no large step-function changes (greater than VREF / 4) between successive input channels in the scanning order at the highest throughput. If possible, it is advisable to scan the input channels so that the difference in the DC voltage levels between any two successive channels is minimized to ensure 12-bit sampling accuracy. For larger voltage changes between channels, higher accuracy can be achieved by reducing the throughput.



Application Information (continued)

• The stability of the ADC reference input voltage, which is a DC signal, is critical for ADC accuracy. The reference source experiences large instantaneous changes in load current during the ADC conversion phase, and therefore, low source impedance is required for excellent load regulation and stability.

9.2 Typical Application

Figure 41 shows a typical application where the TLV2553 is used to acquire multiple AC signals while operating at its maximum sampling rate of 200 KSPS.




Figure 41. Typical Application Block Diagram

9.2.1 Design Requirements

The design is optimized for superior dynamic performance (low harmonic distortion, high ENOB) while the ADC is multiplexing input channels at maximum sampling rate. Of course, the underlying assumption, based on , is that the bandwidths of the input signals are much less than 100 kHz. For example, according to , the TLV2553 provides better than 11.5 ENOB for AC inputs less than 10 kHz.



Typical Application (continued)

9.2.2 Detailed Design Procedure

Good dynamic performance while the ADC is multiplexing inputs at maximum sampling rate requires low source impedance on the input channels being addressed. To make the input source impedance less sensitive to line inductance, especially in cases where the signal sources may be located far away from the ADC, it may be necessary to use operational amplifier buffers located close to the ADC input pins.

The procedure for estimating the maximum tolerable value of input source impedance on a given channel for achieving the desired ENOB (for example ENOB > 11.5) in a multiplexed application is as follows:

- 1. Using a low impedance signal source, apply a full-scale sinusoidal signal of suitably low frequency to the ADC input channel of interest, CHx.
- 2. Using a second low impedance source, apply a full-scale sinusoid that has the same frequency as the signal on CHx but is 180° out-of-phase, to a second ADC input channel, CHy, that will serve as the control element in the experiment.
- 3. Initiate conversions with the ADC continuously multiplexing between CHx and CHy in each conversion cycle.
- 4. Rearrange the output data by channel, and for each of the two channels, compute SINAD from its FFT and estimate ENOB for that channel as ENOB = (SINAD[dB] 1.76) / 6.02.
- 5. Increase the series resistance on CHx by a discrete amount and repeat steps 1 through 5 until the ENOB of CHx has degraded sufficiently relative to CHy (which should remain unchanged).


The external 1-nF decoupling capacitors (recommend C0G/NP0 type for constant capacitance versus voltage) on the input channels are required for supplying the instantaneous change in the ADC's load current demand during the sampling phase after an input channel is selected. In other words, the decoupling capacitor effectively reduces the output impedance of the source at high frequencies.

Similarly, the reference pin also requires decoupling for low-output impedance at high frequency. However, the larger magnitude of reference pin load currents during the ADC conversion phase necessitates a decoupling capacitor of a much higher value. The extra ESR (2.5 Ω) is required for stabilizing the OPA320 output as it drives the 10- μ F load.

The OPA320 is a wide-band, low-noise, low-power operational amplifier that is unity gain stable and can operate on a single 5-V system supply while supporting rail-to-rail signal swing at its input and output. These properties make it an ideal choice for being used as a high-precision (stable, low-noise) reference buffer that has enough loop gain over frequency to support low-output impedance over a wide bandwidth.

9.2.3 Application Curve

was generated by sweeping R_{source} from 50 Ω to 1 $k\Omega$ following the procedure detailed in .



 $f_{IN} = 1 \text{ kHz}$ $f_{S} = 200 \text{ KSPS}$

Figure 42. ENOB as a Function of Input Source Impedance



10 Power Supply Recommendations

The TLV2553 is designed to operate from a single power supply voltage from 2.7 V ti 5.5 V. The ADC supply voltage must be well-regulated. A 1-µF ceramic decoupling capacitor is required and must be placed as close as possible to the device to minimize inductance along the load current path.

Many modern microcontrollers have interfaces that support only up to 3.3-V logic levels, which is incompatible with the TLV2553 when the device is operated on a 5-V power supply. In such cases, 5-V to 3.3-V digital level translators may be used to facilitate communication between the TLV2553 and the microcontroller host.

11 Layout

11.1 Layout Guidelines

- All decoupling capacitors must be located as close as possible to the loads they are supplying.
- TI recommends large copper fill areas or thick traces wherever possible to provide low inductance current paths between decoupling capacitors and their loads
- Ensure that there are no vias or discontinuities in the forward or return current paths that can cause the current loop area and therefore the loop inductance to increase.
- For high-frequency current paths routed across PCB layers, multiple vias can be placed close together (but not obstructing the current path) to lower inductance.



11.2 Layout Example




Figure 43. Layout Example Schematic



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ MSL rating/ Ball material Peak reflow		Op temp (°C)	Part marking
	(1)	(2)			(5)	(4)	(5)		(0)
TLV2553IDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV2553I
TLV2553IDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV2553I
TLV2553IDWG4	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV2553I
TLV2553IDWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV2553I
TLV2553IDWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV2553I
TLV2553IPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2553
TLV2553IPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2553
TLV2553IPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2553
TLV2553IPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2553
TLV2553IPWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY2553

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2553:

Automotive: TLV2553-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2553IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLV2553IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 23-May-2025



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TLV2553IDWR	SOIC	DW	20	2000	350.0	350.0	43.0	
TLV2553IPWR	TSSOP	PW	20	2000	350.0	350.0	43.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV2553IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV2553IDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV2553IDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLV2553IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLV2553IPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025