
www.ti.com

SLOS511-JUNE 2007

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree⁽¹⁾
- Outstanding Combination of DC Precision and AC Performance:
 - Unity-Gain Bandwidth . . . 13 MHz Typ
 - $V_n \dots 3.3 \text{ nV/}\sqrt{\text{Hz}}$ at f = 10 Hz Typ, 2.5 nV/ $\sqrt{\text{Hz}}$ at f = 1 kHz Typ
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- V_{IO} . . . 100 μV Max
- A_{VD} . . . 45 V/ μ V Typ With R_L = 2 k Ω , 19 V/ μ V Typ With R_L = 600 Ω
- Available in Standard-Pinout Small-Outline Package
- Output Features Saturation Recovery Circuitry
- Macromodels and Statistical information



DESCRIPTION

The TLE2027 contains innovative circuit design expertise and high-quality process control techniques to produce a level of ac performance and dc precision previously unavailable in single operational amplifiers. Manufactured using Tl's state-of-the-art Excalibur process, these devices allow upgrades to systems that use lower-precision devices.

In the area of dc precision, the TLE2027 offers maximum offset voltages of 100 μ V, common-mode rejection ratio of 131 dB (typ), supply voltage rejection ratio of 144 dB (typ), and dc gain of 45 V/ μ V (typ).

The ac performance of the TLE2027 is highlighted by a typical unity-gain bandwidth specification of 15 MHz, 55° of phase margin, and noise voltage specifications of 3.3 nV/ $\sqrt{\text{Hz}}$ and 2.5 nV/ $\sqrt{\text{Hz}}$ at frequencies of 10 Hz and 1 kHz, respectively.

The TLE2027 is available in a wide variety of packages, including the industry-standard 8-pin small-outline version for high-density system applications. The device is characterized for operation over the full military temperature range of -55° C to 125° C.

ORDERING INFORMATION(1)

T	V _{IO} max AT	PACKAGED DEVICES
'A	25°C	SMALL OUTLINE ⁽²⁾ (D)
−55°C to 125°C	100 μV	TLE2027MDREP

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The D package is available taped and reeled with 2500 units/reel.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.




OFFSET N2 OFFSET N2






TLE202XY CHIP INFORMATION

This chip, when properly assembled, displays characteristics similar to the TLE202xC. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.





EQUIVALENT SCHEMATIC



SLOS511-JUNE 2007

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			N	IIN MAX	UNIT
V _{CC+}	Supply voltage ⁽²⁾			19	V
V _{CC} -	Supply voltage			-19	V
V_{ID}	Differential input voltage ⁽³⁾			±1.2	V
VI	Input voltage range (any input)			$V_{CC\pm}$	
I _I	Input current (each input)			±1	mA
Io	Output current			±50	mA
	Total current into V _{CC+}			50	mA
	Total current out of V _{CC} -			50	mA
	Duration of short-circuit current at (or below) 25°C (4)		l	Jnlimited	
	Continuous total power dissipation			Dissipation ating Table	
T _A	Operating free-air temperature range		-	-55 125	°C
T _{stg}	Storage temperature range ⁽⁵⁾		-	-65 150	°C
	Lead temperature 1,6 mm (1/16 in) from case for 10 s	D package		260	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}

Dissipation Rating Table

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 105°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW	145 mW

Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{CC\pm}$	Supply voltage		±4	±19	V
.,	Common mode input valtage	T _A = 25°C	-11	11	\/
V _{IC}	Common-mode input voltage	T _A = Full range ⁽¹⁾	-10.3	10.3	V
T _A	Operating free-air temperature		-55	125	°C

(1) Full range is -55°C to 125°C.

⁽³⁾ Differential voltages are at IN+ with respect to IN-. Excessive current flows if a differential input voltage in excess of approximately ±1.2 V is applied between the inputs, unless some limiting resistance is used.

⁽⁴⁾ The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

⁽⁵⁾ Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced product packaging.

TLE2027-EP Excalibur™ LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIER

SLOS511-JUNE 2007



Electrical Characteristics

at specified free-air temperature, $V_{CC\pm}$ = ± 15 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
	land effect william	V 0. D 50.0	25°C		20	100	
V_{IO}	Input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$	Full range			200	μV
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0$, $R_S = 50 \Omega$	Full range		0.4		μV/°C
	Input offset voltage long-term drift ⁽²⁾	$V_{IC} = 0, R_S = 50 \Omega$	25°C		0.006		μV/mo
	lanut effect current	V 0.B 50.0	25°C		6	90	nA
I _{IO}	Input offset current	$V_{IC} = 0, R_S = 50 \Omega$	Full range			150	ΠA
	lanut biog gurrant	$V_{IC} = 0, R_S = 50 \Omega$	25°C		15	90	- Λ
I _{IB}	Input bias current	$V_{IC} = 0, R_S = 50.22$	Full range			150	nA
V _{ICR}	Common-mode input voltage range	$R_S = 50 \Omega$	25°C	-11 to 11	–13 to 13		V
VICR	Common mode input voltage range	1/8 - 30 22	Full range	-10.3 to 10.3			V
		D 600 O	25°C	10.5	12.9		
V	Maximum positive peak output voltage swing	$R_L = 600 \Omega$	Full range	10			V
V _{OM+}	Maximum positive peak output voltage swing	$R_L = 2 k\Omega$	25°C	12	13.2		
		11 - 2 1/32	Full range	11			
	Maximum negative peak output voltage swing	$R_L = 600 \Omega$	25°C	-10.5	-13		V
V _{OM} _			Full range	-10			
v OM-		$R_L = 2 k\Omega$	25°C	-12	-13.5		
		IV[= 2 K22	Full range	-11			
		$V_O = \pm 11 \text{ V}, R_L = 2 \text{ k}\Omega$	25°C	5	45		
		$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$	Full range	2.5			
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10 \text{ V}, R_L = 1 \text{ k}\Omega$	25°C	3.5	38		V/µV
		V ₀ = ±10 V, K _L = 1 K22	Full range	1.8			
		$V_O = \pm 10 \text{ V}, R_L = 600 \Omega$	25°C	2	19		
C_{i}	Input capacitance		25°C		8		pF
z _o	Open-loop output impedance	I _O = 0	25°C		50		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$	25°C	100	131		dB
CIVIKK	Common-mode rejection ratio	$R_S = 50 \Omega$	Full range	96			uБ
k _{SVR}	Supply-voltage rejection ratio ($\Delta V_{CCH}/\Delta V_{IO}$)	$V_{CC\pm} = \pm 4 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	25°C	94	144		dB
··ovk	onbbia-soliade relection ratio (πλCCπ/πλΙΟ)	$V_{CC\pm} = \pm 4 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	Full range	90			32
I _{CC}	Supply current	V _O = 0, No load	25°C		3.8	5.3	mA
-00	очерну очитоти	10 = 0, 110 load	Full range			5.6	1117 (

 ⁽¹⁾ Full range is -55°C to 125°C.
 (2) Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLE2027-EP Excalibur™ LOW-NOISE HIGH-SPEED PRECISION OPERATIONAL AMPLIFIER

SLOS511-JUNE 2007

Operating Characteristics


at specified free-air temperature, $V_{CC\pm} = \pm 15$ V, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
		$R_L = 2 k\Omega$, Ω See Figure	C _L = 100 pF, 1	1.7	2.8			
SR	SR Slew rate at unity gain		C _L = 100 pF, to 125°C, 1	1			V/µs	
\/	Faulticolont input poins voltage (see Figure 2)	iminated in the size of the section			3.3		nV/√ Hz	
V _n	fn Equivalent input noise voltage (see Figure 2)		$R_S = 20 \Omega$ $f = 1 \text{ kHz}$		2.5		IIV/VMZ	
V _{N(PP)}	Peak-to-peak equivalent input noise voltage	f = 0.1 Hz to	10 Hz		50		nV	
	Faulticlent input poice gurrent	f = 10 Hz			1.5		pA/√ Hz	
In	Equivalent input noise current	f = 1 kHz			0.4		pav√nz	
THD	Total harmonic distortion	V _O = 10 V,	$A_{VD} = 1^{(1)}$		<0.002%			
B ₁	Unity-gain bandwidth (see Figure 3)	$R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$			13		MHz	
B _{OM}	Maximum output-swing bandwidth	$R_L = 2 k\Omega$			30		kHz	
φ _m	Phase margin at unity gain (see Figure 3)	$R_L = 2 k\Omega$, 0	C _L = 100 pF		55°			

⁽¹⁾ Measured distortion of the source used in the analysis was 0.002%.




PARAMETER MEASUREMENT INFORMATION



NOTE A: C₁ includes fixture capacitance.

Figure 1. Slew-Rate Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 3. Unity-Gain Bandwidth and Phase-Margin Test Circuit





Figure 2. Noise-Voltage Test Circuit



NOTE A: C_L includes fixture capacitance.

Figure 4. Small-Signal Pulse-Response Test Circuit





DEVICE INFORMATION

Typical Values

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

Initial Estimates of Parameter Distributions

In the ongoing program of improving data sheets and supplying more information to our customers, Texas Instruments has added an estimate of not only the typical values but also the spread around these values. These are in the form of distribution bars that show the 95% (upper) points and the 5% (lower) points from the characterization of the initial wafer lots of this new device type (see Figure 5). The distribution bars are shown at the points where data was actually collected. The 95% and 5% points are used instead of ± 3 sigma since some of the distributions are not true Gaussian distributions.

The number of units tested and the number of different wafer lots used are on all of the graphs where distribution bars are shown. As noted in Figure 5, there were a total of 835 units from two wafer lots. In this case, there is a good estimate for the within-lot variability and a possibly poor estimate of the lot-to-lot variability. This is always the case on newly released products since there can only be data available from a few wafer lots.

The distribution bars are not intended to replace the minimum and maximum limits in the electrical tables. Each distribution bar represents 90% of the total units tested at a specific temperature. While 10% of the units tested fell outside any given distribution bar, this should not be interpreted to mean that the same individual devices fell outside every distribution bar.




Figure 5. Sample Graph With Distribution Bars



TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	6,
ΔV _{IO}	Input offset voltage change	vs Time after power on	7, 8
I _{IO}	Input offset current	vs Free-air temperature	9
	lanut biog ourrent	vs Free-air temperature	10
I _{IB}	Input bias current	vs Common-mode input voltage	11
l _l	Input current	vs Differential input voltage	12
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	13, 14
V	Maximum (positive/negative) peak output voltage	vs Load resistance	15, 16
V _{OM}	waximum (positive/negative) peak output voitage	vs Free-air temperature	17, 18
		vs Supply voltage	19
۸	Large-signal differential voltage amplification	vs Load resistance	20
A_{VD}	Large-signal differential voltage amplification	vs Frequency	21, 22
		vs Free-air temperature	23
z _o	Output impedance	vs Frequency	24
CMRR	Common-mode rejection ratio	vs Frequency	25
k _{SVR}	Supply-voltage rejection ratio	vs Frequency	26
		vs Supply voltage	27, 28
los	Short-circuit output current	vs Elapsed time	29, 30
		vs Free-air temperature	31, 32
	Supply ourrent	vs Supply voltage	33
cc	Supply current	vs Free-air temperature	34
	Voltage-follower pulse response	Small signal	35
	voltage-follower pulse response	Large signal	36
V _n	Equivalent input noise voltage	vs Frequency	37
	Noise voltage (referred to input)	Over 10-s interval	38
D	Unity gain bandwidth	vs Supply voltage	39
3 ₁	Unity-gain bandwidth	vs Load capacitance	40
SR	Slew rate	vs Free-air temperature	41
		vs Supply voltage	42
ϕ_{m}	Phase margin	vs Loadcapacitance	43
		vs Free-air temperature	44

60



TYPICAL CHARACTERISTICS

0 L

10




Figure 6.

INPUT OFFSET VOLTAGE CHANGE vs TIME AFTER POWER ON





Figure 8.

INPUT OFFSET VOLTAGE CHANGE vs TIME AFTER POWER ON 12 10 10 10 10 50 Amplifiers Tested From 2 Wafer Lots V_{CC±} = ±15 V T_A = 25°C D Package

Figure 7.

t - Time After Power On - s

INPUT OFFSET CURRENT vs FREE-AIR TEMPERATURE



NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 9.

60

50

40

30

20

10

0

-10

IB - Input Bias Current - nA



12

TYPICAL CHARACTERISTICS (continued)

5

0 L -12

INPUT BIAS CURRENT VS FREE-AIR TEMPERATURE V_{CC±} = ±15 V V_{IC} = 0 Sample Size = 836 Units From 2 Wafer Lots

NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

25 50 75 100

T_A - Free-Air Temperature - °C

-25

INPUT CURRENT vs

Figure 10.





Figure 12.

Figure 11.

V_{IC} - Common-Mode Input Voltage - V


MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE




NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 13.





NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






Figure 16.

MAXIMUM POSITIVE PEAK OUTPUT VOLTAGE LOAD RESISTANCE V_{OM+} - Maximum Positive Peak Output Voltage - V 14 12 10 8 6 $V_{CC\pm} = \pm 15 \text{ V}$ 2 T_A = 25°C 100 1 k 10 k R_I – Load Resistance – Ω

Figure 15.

MAXIMUM POSITIVE PEAK

OUTPUT VOLTAGE

FREE-AIR TEMPERATURE VOM + − Maximum Positive Peak Output Voltage − V 13.5 $V_{CC\pm} = \pm 15 \text{ V}$ $R_L = 2 k\Omega$ 13.4 Sample Size = 832 Units From 2 Wafer Lots 13.3 13.2 13.1 13 -75 -50 -25 0 25 50 75 100 125 150 T_A - Free-Air Temperature - °C

NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 17.



MAXIMUM NEGATIVE PEAK OUTPUT VOLTAGE FREE-AIR TEMPERATURE - Maximum Negative Peak Output Voltage - V -13 $V_{CC\pm} = \pm 15 \text{ V}$ $R_L = 2 k\Omega$ Sample Size = 831 Units -13.2 From 2 Wafer Lots -13.4 -13.6-13.8 VOM--75 -50 25 50 75 100

NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 18. LARGE-SIGNAL DIFFERENTIAL

VOLTAGE AMPLIFICATION

T_A - Free-Air Temperature - °C

vs **LOAD RESISTANCE** $V_{CC\pm} = \pm 15 \text{ V}$ $T_{\Delta} = 25^{\circ}C$ A_{VD} – Large-Signal differential Voltage Amplification − V/µV 40 30 20 10 100 200 400 1 k 2 k 4 k 10 k R_L – Load Resistance – Ω

Figure 20.

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION




Figure 19.

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 21.






LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT**



LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION**



NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 22.




Figure 24.

Figure 23.

COMMON-MODE REJECTION RATIO FREQUENCY 140 V_{CC±} = ±15 V CMRR - Common-Mode Rejection Ratio - dB T_A = 25°C 120 100 80 60 40

Figure 25.

f - Frequency - Hz

100 k 1 M

10 k

10 M 100 M

20

10

100



SUPPLY-VOLTAGE REJECTION RATIO VS




Figure 26.

SHORT-CIRCUIT OUTPUT CURRENT vs




Figure 28.

SHORT-CIRCUIT OUTPUT CURRENT




Figure 27.

SHORT-CIRCUIT OUTPUT CURRENT vs





Figure 29.






SHORT-CIRCUIT OUTPUT CURRENT




SHORT-CIRCUIT OUTPUT CURRENT vs



NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 30.






NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 32.

Figure 31.

SUPPLY CURRENT vs SUPPLY VOLTAGE




NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 33.




SUPPLY CURRENT vs FREE-AIR TEMPERATURE



NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 34.

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE



VOLTAGE-FOLLOWER
SMALL-SIGNAL




Figure 35.

EQUIVALENT INPUT NOISE VOLTAGE vs






Figure 37.







UNITY-GAIN BANDWIDTH






Figure 40.



 $|V_{CC\pm}|$ – Supply Voltage – V Figure 39.


SLEW RATE vs FREE-AIR TEMPERATURE




NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 41.






PHASE MARGIN



NOTE A: Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

Figure 44.





APPLICATION INFORMATION

Input Offset Voltage Nulling

The TLE2027 series offers external null pins that can be used to further reduce the input offset voltage. The circuits of Figure 45 can be connected as shown if the feature is desired. If external nulling is not needed, the null pins may be left disconnected.




Figure 45. Input Offset Voltage Nulling Circuits

Voltage-Follower Applications

The TLE2027 circuitry includes input-protection diodes to limit the voltage across the input transistors; however, no provision is made in the circuit to limit the current if these diodes are forward biased. This condition can occur when the device is operated in the voltage-follower configuration and driven with a fast, large-signal pulse. It is recommended that a feedback resistor be used to limit the current to a maximum of 1 mA to prevent degradation of the device. Also, this feedback resistor forms a pole with the input capacitance of the device. For feedback resistor values greater than 10 k Ω , this pole degrades the amplifier phase margin. This problem can be alleviated by adding a capacitor (20 pF to 50 pF) in parallel with the feedback resistor (see Figure 46).




Figure 46. Voltage Follower



APPLICATION INFORMATION (continued)

Macromodel Information

Macromodel information provided was derived using Microsim Parts[™], the model generation software used with Microsim PSpice[™]. The Boyle macromodel (see Note and Figure 47) and subcircuit (see Figure 48) were generated using the TLE202x7 typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- · Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- · Gain-bandwidth product
- Common-mode rejection ratio
- · Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE:

G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).




Figure 47. Boyle Macromodel




Figure 48. TLE2027 Macromodel Subcircuit

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLE2027MDREP	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2027EP
TLE2027MDREP.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2027EP
V62/06674-01XE	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2027EP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLE2027-EP:

Catalog: TLE2027

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

Military : TLE2027M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLE2027MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLE2027MDREP	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025