

## **TLC372-EP Dual Differential Comparator**

#### 1 Features


- Controlled baseline
  - One assembly/test site, one fabrication site
- Extended temperature performance of -55°C to 125°C
- ESD protection exceeds 2000V per MIL-STD-883, method 3015; exceeds 100V using machine model (C = 200pF, R = 0)
- Single or dual-supply operation
- Wide range of supply voltages . . .4V to 16V
- Very low supply current drain . . . 10µA typical
- Fast response time . . . 420ns typical for TTL-level input step
- Built-in ESD protection
- High input impedance . . .  $10^{12}\Omega$  typical
- Extremely low input bias current. . .5pA typical
- Ultra-stable low input offset voltage
- Common-mode input voltage range includes
- Output compatible with TTL, MOS, and CMOS
- Pin-compatible with LM393

## 2 Description


This device is fabricated using CMOS technology and consists of two independent voltage comparators, each designed to operate from a single power supply. Operation from dual supplies is also possible if the difference between the two supplies is 4V to 16V. Each device features extremely high input impedance (typically greater than  $10^{12}\Omega$ ), allowing direct interfacing with high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships.

The TLC372 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000V ESD rating using human-body-model (HBM) testing. However, care must be exercised in handling this device as exposure to ESD can result in a degradation of the device parametric performance.

The TLC372 is characterized for operation from -55°C to 125°C.



### SYMBOL (each comparator)





## **Table of Contents**

1 Features	1	5 Application and Implementation	8
2 Description	1	5.1 Application Information	
Ordering Information		5.2 Typical Applications	
3 Specifications		5.3 Power Supply Recommendations	
3.1 Absolute Maximum Ratings		5.4 Layout	
3.2 Recommended Operating Conditions	3	6 Device and Documentation Support	12
3.3 Electrical Characteristics	4	6.1 Documentation Support	12
3.4 Switching Characteristics	4	6.2 Receiving Notification of Documentation Updates.	12
3.5 Typical Characteristics		6.3 Support Resources	
4 Detailed Description		6.4 Trademarks	12
4.1 Overview		6.5 Electrostatic Discharge Caution	12
4.2 Functional Block Diagrams	6	6.6 Glossary	
4.3 Feature Description		7 Revision History	
4.4 Device Functional Modes		8 Mechanical, Packaging, and Orderable Information	

## **Ordering Information**

T <sub>A</sub> <sup>(1)</sup>	PACKA	GE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC-(D)	Tape and reel	TLC372MDREP	372MEP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## 3 Specifications

### 3.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage (2)		18	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>		±VDD	V
VI	Input voltage range	-0.3	VDD	V
Vo	Output voltage		18	V
I <sub>I</sub>	Input current		±5	mA
Io	Output current		20	mA
	Duration of output short circuit to ground <sup>(4)</sup>			unlimited
T <sub>A</sub>	Operating free-air temperature range	-55	125	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C
	Lead temperature 1.6mm (1/16 in) from case for 10s:		260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

### 3.2 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	4	16	V
\/	Common-mode input voltage	0	3.5	\/
V <sub>IC</sub>	V <sub>DD</sub> = 10V	0	8.5	V
T <sub>A</sub>	Operating free-air temperature	-55	125	°C

Copyright © 2025 Texas Instruments Incorporated

<sup>(2)</sup> All voltage values except differential voltages are with respect to network ground.

<sup>3)</sup> Differential voltages are at IN+ with respect to IN-.

<sup>(4)</sup> Short circuits from outputs to V<sub>DD</sub> can cause excessive heating and eventual device destruction.



#### 3.3 Electrical Characteristics

at specified free-air temperature, V<sub>DD</sub> = 5V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> (1)	MIN	TYP	MAX	UNIT	
.,	Input offect valtege	V <sub>IC</sub> = V <sub>ICR</sub> min <sup>(2)</sup>		25°C		1	5	mV	
V <sub>IO</sub>	Input offset voltage	VIC - VICRITIII	-7	Full range			10	IIIV	
	Input offset current			25°C		1		pА	
I <sub>IO</sub>	input onset current			Max			10	nA	
	Innut high current			25°C		5		pА	
I <sub>IB</sub>	Input bias current			Max			20	nA	
.,	Common-mode input voltage range			25°C	0 to V <sub>DD</sub> – 1			V	
V <sub>ICR</sub>	Common-mode input voltage range			Full range	0 to V <sub>DD</sub> – 1.5			V	
	Lligh level output ourrent	\/ - 1\/	V <sub>OH</sub> = 5V	25°C		0.1		nA	
I <sub>OH</sub>	High-level output current	V <sub>ID</sub> = 1V	V <sub>OH</sub> = 15V	Full range			3	μA	
.,	Low lovel output voltage	\/ - 1\/	1 = 4mA	25°C		150	400	m) /	
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -1V$ ,	I <sub>OL</sub> = 4mA	Full range			700	mV	
I <sub>OL</sub>	Low-level output current	V <sub>ID</sub> = -1V,	V <sub>OL</sub> = 1.5V	25°C	6	16		mA	
	Supply ourrent (two comparators)	\/ - 1\/	No load	25°C		10	20		
I <sub>DD</sub>	Supply current (two comparators)	$V_{ID} = -1V$ ,	No load	Full range			30	μA	

<sup>(1)</sup> All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is -55°C to 125°C. IMPORTANT: See Parameter Measurement Information.

## 3.4 Switching Characteristics

 $V_{DD}$  = 5V,  $T_A$  = 25°C

PARAMETER	TEST C	TYP	UNIT	
	R <sub>L</sub> connected to 5V through	100mV input step with 10mV overdrive	650	ne
ixesponse time	$5.1k\Omega$ , $C_L = 15pF^{(1)}$ (2)	100mV overdrive	420	ns


<sup>(1)</sup> C<sub>L</sub> includes probe and jig capacitance.

<sup>(2)</sup> The offset voltage limits given are the maximum values required to drive the output above 4V or below 400mV with a 10kΩ resistor between the output and V<sub>DD</sub>. They can be verified by applying the limit value to the input and checking for the appropriate output state.

<sup>(2)</sup> The response time specified is the interval between the input step function and the instant when the output crosses 1.4V.

### 3.5 Typical Characteristics

 $T_A = 25$ °C,  $V_S = 12$ V,  $R_{PULLUP} = 2.5$ k,  $C_L = 20$ pF,  $V_{CM} = 0$ V,  $V_{UNDERDRIVE} = 100$ mV,  $V_{OVERDRIVE} = 100$ mV unless otherwise noted.





## **4 Detailed Description**

#### 4.1 Overview

The TLC372-EP device is a micro-power comparator with open-drain output. Operating down to 4V while only consuming only 5µA per channel, the TLC372-EP is excellent for power conscious applications.

#### 4.2 Functional Block Diagrams




Figure 4-1. Block Diagram

### **4.3 Feature Description**

The TLC372-EP comparator consists of a CMOS differential pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The output consists of an open-drain output stage capable of sinking current with a negative differntial input voltage.

#### 4.4 Device Functional Modes

#### 4.4.1 Input

The TLC372-EP input voltage range extends from V- to 1.5V below V+ over the full temperature range. The differential input voltage ( $V_{ID}$ ) can be any voltage within these limits. No phase-inversion of the comparator output occurs when the input voltages stay within the specified range.

#### 4.4.2 ESD Protection

The TLC372-EP open-drain output ESD protection consists of a snapback ESD clamp between the output and GND to allow the output to be pulled above VCC to a maximum of 16V. For the inputs, there is a "lower" ESD clamp between GND and the inputs and there is also a parasitic "upper" ESD soft-clamp diode between the input and VCC with a  $5k\Omega$  equivelent resistance. TI does not recommend applying signals to the inputs with no supply voltage.

When the inputs are connected to a low impedance source, such as a power supply or buffered reference line, add a current-limiting resistor in series with the input to limit any currents when the clamps conduct. The current must be limited 10mA or less, though TI recommends limiting the current to 1mA or less. This series resistance can be part of any resistive input dividers or networks.

#### 4.4.3 Unused Inputs

If a channel is not to be used, DO NOT tie the inputs together. Due to the high equivalent bandwidth and low offset voltage, tying the inputs directly together can cause high frequency chatter as the device triggers on it's own internal wideband noise. Instead, the inputs must be tied to any available voltage that resides within the specified input voltage range and provides a minimum of 50mV differential voltage. For example, one input can be grounded and the other input connected to a reference voltage.

#### 4.4.4 Open-Drain Output

The TLC372-EP features an open-drain (also commonly called open collector) sinking-only output stage enabling the output logic levels to be pulled up to an external voltage from 0V up to 16V, independent of the comparator supply voltage (VDD). The open-drain output allows logical OR'ing of multiple open drain outputs and logic level translation. TI recommends setting the pull-up resistor current to between 100uA and 1mA. Lower value pull-up resistor values can help increase the rising edge rise-time, but at the expense of increasing VOL and higher power dissipation. The rise-time is dependent on the time constant of the total pull-up resistance and total load capacitance. Large value pull-up resistors (>1 M $\Omega$ ) creates an exponential rising edge due to the output RC time constant and increase the rise-time.

Directly shorting the output to VDD can result in thermal runaway and eventual device destruction at high (>12V) pull-up voltages. If output shorts are possible, a series current limiting resistor is recommended to limit the power dissipation.

Unused open drain outputs can be left floating, or can be tied to the GND pin if floating pins are not desired.

#### 4.4.5 Hysteresis

The basic comparator configuration can oscillate or produce a noisy "chatter" output if the applied differential input voltage is near the comparator's offset voltage. This typically occurs when the input signal is moving very slowly across the switching threshold of the comparator.

This problem can be prevented by the addition of hysteresis or positive feedback.

The hysteresis transfer curve is shown in Figure 4-2. This curve is a function of three components:  $V_{TH}$ ,  $V_{OS}$ , and  $V_{HYST}$ :

- V<sub>TH</sub> is the actual set voltage or threshold trip voltage.
- V<sub>OS</sub> is the internal offset voltage between V<sub>IN+</sub> and V<sub>IN-</sub>. This voltage is added to V<sub>TH</sub> to form the actual trip
  point at which the comparator must respond to change output states.
- V<sub>HYST</sub> is the hysteresis (or trip window) that is designed to reduce comparator sensitivity to noise.




Figure 4-2. Hysteresis Transfer Curve

For more information, please see Application Note SBOA219 "Comparator with and without hysteresis circuit".

## 5 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **5.1 Application Information**

### 5.1.1 Basic Comparator Definitions

#### 5.1.1.1 Operation

The basic comparator compares the input voltage ( $V_{IN}$ ) on one input to a reference voltage ( $V_{REF}$ ) on the other input. In the Figure 5-1 example below, if  $V_{IN}$  is less than  $V_{REF}$ , the output voltage ( $V_{O}$ ) is logic low ( $V_{OL}$ ). If  $V_{IN}$  is greater than  $V_{REF}$ , the output voltage ( $V_{O}$ ) is at logic high ( $V_{OH}$ ). Table 5-1 summarizes the output conditions. The output logic can be inverted by simply swapping the input pins.

**Table 5-1. Output Conditions** 

Inputs Condition	Output
IN+ > IN-	HIGH (V <sub>OH</sub> )
IN+ = IN-	Indeterminate (chatters - see Hysteresis)
IN+ < IN-	LOW (V <sub>OL</sub> )

#### 5.1.1.2 Propagation Delay

There is a delay between from when the input crosses the reference voltage and the output responds. This is called the Propagation Delay. Propagation delay can be different between high-to low and low-to-high input transitions. This is shown as  $t_{pLH}$  and  $t_{pHL}$  in Figure 5-1 and is measured from the mid-point of the input to the midpoint of the output. Likewise, propagation varies with what is called overdrive  $(V_{OD})$  and underdrive  $(V_{UD})$  voltage levels (see section below).




Figure 5-1. Comparator Timing Diagram

#### 5.1.1.3 Overdrive and Underdrive Voltage

The overdrive voltage,  $V_{OD}$ , is the amount of input voltage beyond the reference voltage (and not the total input peak-to-peak voltage). The overdrive voltage is 100mV as shown in the Figure 5-1 example. Similarly, underdrive voltage,  $V_{UD}$ , is how far below REF the input starts. The overdrive and underdrive voltages influence the propagation delay ( $t_p$ ). See curves in the Typical Characteristics section for more details. The smaller the overdrive voltage, the longer the propagation delay, particularly when <100mV. If the fastest speeds are desired, apply the highest amount of overdrive possible. Contrary to overdrive voltage, larger underdrive voltage causes propagation delay to increase. This is particularly important in applications where rail-to-rail input swings are present at the comparator inputs. The result can be skewed propagation delay (difference between  $t_{PLH}$  and  $t_{PHL}$ ). As a low power comparator, do not use this comparator family if variation in propagation delay is critical.

The risetime  $(t_r)$  and falltime  $(t_f)$  is the time from the 20% and 80% points of the output waveform.

## 5.2 Typical Applications

#### 5.2.1 Window Comparator

Window comparators are commonly used to detect undervoltage and overvoltage conditions. The figure below shows a simple window comparator circuit monitoring a 24V PLC power supply.




Figure 5-2. Window Comparator

#### 5.2.1.1 Design Requirements

For this design, follow these design requirements:

- UV\_Alert (logic low output) when the 24V supply is less than 19.2V
- OV Alert (logic low output) when the 24V supply is greater than 30V
- Current dissipated in the resistor string is 30uA
- Comparator operates from the 12V supply
- 2.5V external reference is utilized

#### 5.2.1.2 Detailed Design Procedure

Configure the circuit as shown in the circuit above where the 2.5V REF from the TLC372-EP is used as the reference voltage and the resistor string of R1, R2, and R3 define the upper and lower threshold voltages for the 24V PLC power supply. When the comparator detects that the 24V supply has exceeded the maximum voltage of 30V or has drooped below the minimum voltage of 19.2V, OV\_Alert and UV\_Alert nets are pulled to a logic LOW state.

The first step is to determine the sum total resistance of the resistor string (R1, R2, R3) using the dissipation limit of 30uA. With a maximum operating voltage of 30V, the resistor string draws 30uA if the total resistance of R1+R2+R3 is 1Mohm.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

The second step is to set the value of R3 such that the lower comparator changes output state from HIGH to LOW when the 24V supply reaches 30V. This is achieved when the voltage at the junction of R2 and R3 is equal to the reference voltage of 2.5V. Since 30uA is passing through the resistor string at 30V, R3 can be calculated from 2.5V / 30uA which is approximately 83.3kohms.

The third step is to set the value of R2 such that the upper comparator changes output state from HIGH to LOW when the 24V supply reaches 19.2V. This is achieved when the voltage at the junction of R1 and R2 is equal to the reference voltage of 2.5V. Since 19.2uA passes through the resistor string at 19.2V, R2 can be calculated from (2.5V /19.2uA) - R3 which is approximately 46.9kohms.

Lastly, the value of R1 is calculated from 1Mohm - (R2 + R3) which is approximately 870kohms. Please note that standard 1% resistor values were selected for the circuit

The respective comparator outputs (OV\_Alert and UV\_Alert) are LOW when the 24V PLC power supply is less than 19.2V or greater than 30V. Likewise, the respective comparator outputs are HIGH when the 24V supply is within the range of 19.2V to 30V (within the "window"), as shown below.

#### 5.2.1.3 Application Curve




Figure 5-3. Window Comparator Results

#### 5.3 Power Supply Recommendations

Due to the fast output edge rates, bypass capacitors are critical on the supply pin to prevent supply ringing and false triggers and oscillations. Bypass the supply directly at *each* device with a low ESR 0.1µF ceramic bypass capacitor directly between V+ pin and ground pins. Narrow, peak currents are drawn during the output transition time, particularly for the push-pull output device. These narrow pulses can cause un-bypassed supply lines and poor grounds to ring, possibly causing variation that can eat into the input voltage range and create an inaccurate comparison or even oscillations.

#### 5.4 Layout

#### 5.4.1 Layout Guidelines

For accurate comparator applications, a clean, stable power supply is important to minimize output glitches. Output rise and fall times are in the tens of nanoseconds, and must be treated as high speed logic devices. The



bypass capacitor must be as close to the supply pin as possible and connected to a solid ground plane, and preferably directly between the VCC and GND pins.

Minimize coupling between outputs and inputs to prevent output oscillations. Do not run output and input traces in parallel unless there is a VCC or GND trace between output to reduce coupling. When series resistance is added to inputs, place resistor close to the device. A low value (≤100 ohms) resistor can also be added in series with the output to dampen any ringing or reflections on long, non-impedance controlled traces. For best edge shapes, controlled impedance traces with back-terminations must be used when routing long distances.

#### 5.4.2 Layout Example




Figure 5-4. Dual Layout Example



## 6 Device and Documentation Support

### **6.1 Documentation Support**

#### 6.1.1 Related Documentation

### 6.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **6.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 6.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 6.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 6.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 7 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### 

## 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 21-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLC372MDREP	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	372MEP
TLC372MDREP.A	Active	Production	null (null)	2500   LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	See TLC372MDREP	372MEP
V62/06675-01XE	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	372MEP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC372-EP:

Catalog : TLC372

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 21-May-2025

Military : TLC372M

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Nov-2024


### TAPE AND REEL INFORMATION





_	<u> </u>
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC372MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Nov-2024



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC372MDREP	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated