



# WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE-SUPPLY OPERATIONAL AMPLIFIER

#### **FEATURES**

- Qualified for Automotive Applications
- Wide Bandwidth . . . 10 MHz
- High-Output Drive
  - I<sub>OH</sub> . . . 57 mA at V<sub>DD</sub> 1.5 V
  - I<sub>OL</sub> . . . 55 mA at 0.5 V
- High Slew Rate
  - SR+...16 V/μs
  - SR-...19 V/μs
- Wide Supply Range . . . 4.5 V to 16 V
- Supply Current . . . 1.9 mA/Channel
- Ultralow Power Shutdown Mode I<sub>DD</sub> . . . 125 mA/Channel
- Low Input Noise Voltage . . . 7 nV/Hz
- Input Offset Voltage . . . 60  $\mu$ V
- Small 8-Pin SOIC Package







#### **DESCRIPTION/ORDERING INFORMATION**

The first members of Tl's new BiMOS general-purpose operational amplifier family are the TLC07x. The BiMOS family concept is simple: provide an upgrade path for BiFET users who are moving away from dual-supply to single-supply systems and demand higher AC and dc performance. With performance rated from 4.5 V to 16 V across commercial (0°C to 70°C) and an extended industrial temperature range (–40°C to 125°C), BiMOS suits a wide range of audio, automotive, industrial and instrumentation applications. Familiar features like offset nulling pins enable higher levels of performance in a variety of applications.

Developed in TI's patented LBC3 BiCMOS process, the new BiMOS amplifiers combine a very high input impedance low-noise CMOS front end with a high-drive bipolar output stage, thus providing the optimum performance features of both. AC performance improvements over the TL07x BiFET predecessors include a bandwidth of 10 MHz (an increase of 300%) and voltage noise of 7 nV/ $\sqrt{\text{Hz}}$  (an improvement of 60%). DC improvements include a factor of 4 reduction in input offset voltage down to 1.5 mV (maximum) in the standard grade, and a power supply rejection improvement of greater than 40 dB to 130 dB. Added to this list of impressive features is the ability to drive  $\pm 50$ -mA loads comfortably from an ultrasmall-footprint MSOP PowerPAD<sup>TM</sup> package, which positions the TLC07x as the ideal high-performance general-purpose operational amplifier family.

## ORDERING INFORMATION(1)

T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC - D	Reel of 2500	TLC072QDRQ1	TC072Q	

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

$V_{DD}$	Supply voltage <sup>(2)</sup>	17 V
$V_{\text{ID}}$	Differential input voltage range	$\pm V_{DD}$
	Continuous total power dissipation	See Dissipation Ratings Table
T <sub>A</sub>	Operating free-air temperature range	-40°C to 125°C
$T_J$	Maximum virtual-junction temperature	150°C
T <sub>stg</sub>	Storage temperature range	−65°C to 150°C
T <sub>lead</sub>	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

PACKAGE	30 ( 5.11)		T <sub>A</sub> ≤ 25°C POWER RATING		
D	38.3	176	710 mW		

## RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V	Cumply yeltogo	Single supply	4.5	16	V
$V_{DD}$	Supply voltage	Split supply	±2.25	±8	V
$V_{ICR}$	Common-mode input voltage		+0.5	V <sub>DD</sub> – 0.8	V
$T_A$	Operating free-air temperature		-40	125	°C

Product Folder Link(s): TLC072-Q1

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to GND.

# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 5 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	V <sub>DD</sub> = 5 V, V <sub>IC</sub> = 2.5 V, V	o = 2.5 V. Rs = 50 O	25°C		390	1900	μV
•10	mpat onoct ronago	7 <sub>DD</sub>		Full range			3000	μ.
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage	$V_{DD} = 5 \text{ V}, V_{IC} = 2.5 \text{ V}, V_{IC} = 2.5 \text{ V}$	$_{\rm O}$ = 2.5 V, $R_{\rm S}$ = 50 $\Omega$	25°C		1.2		μV/°C
I <sub>IO</sub>	Input offset current	$V_{DD} = 5 \text{ V}, V_{IC} = 2.5 \text{ V}, V$	o = 25 V Ro = 50 O	25°C		0.7	50	pА
טוי	input onset ourient	VDD = 0 V, VIC = 2.0 V, V	0 - 2.0 v, Ng - 00 12	Full range			700	ρΛ
l <sub>io</sub>	Input bias current	$V_{DD} = 5 \text{ V}, V_{IC} = 2.5 \text{ V}, V$	o = 25 V Ro = 50 O	25°C		1.5	50	pА
I <sub>IB</sub>	input bias current	VDD = 3 V, VIC = 2.3 V, V	0 = 2.5 V, NS = 50 12	Full range			700	PΛ
V <sub>ICR</sub>	Common-mode input voltage	R <sub>S</sub> = 50 Ω		25°C	0.5 to 4.2			V
VICK	Common mode input voltage	115 - 00 12		Full range	0.5 to 4.2			V
			$I_{OH} = -1 \text{ mA}$	25°C	4.1	4.3		
			IOH - I IIIA	Full range	3.9			
			$I_{OH} = -20 \text{ mA}$	25°C	3.7	4		V
V	High-level output voltage	V <sub>IC</sub> = 2.5 V	10H = -20 IIIA	Full range	3.5			
V <sub>OH</sub>	r ligh-level output voltage	V <sub>IC</sub> = 2.5 V	1 - 25 mΛ	25°C	3.4	3.8		
			$I_{OH} = -35 \text{ mA}$	Full range	3.2			
				25°C	3.2	3.6		
			$I_{OH} = -50 \text{ mA}$	Full range	3			
				25°C		0.18	0.25	
			I <sub>OL</sub> = 1 mA	Full range			0.35	
	Low-level output voltage			25°C		0.35	0.39	- V
		.,	$I_{OL} = 20 \text{ mA}$	Full range			0.45	
$V_{OL}$		$V_{IC} = 2.5 \text{ V}$		25°C		0.43	0.55	
			$I_{OL} = 35 \text{ mA}$	Full range			0.7	
				25°C		0.48	0.63	
		I <sub>OL</sub> = 50 mA		Full range			0.7	-
		Sourcing	25°C		100			
los	Short-circuit output current	Sinking		25°C		100		mA
	_	V <sub>OH</sub> = 1.5 V from positive	rail	25°C		57		
l <sub>O</sub>	Output current	Sourcing				55		mA
	Large-signal differential voltage			25°C	100	120		
$A_{VD}$	amplification	$V_{O(PP)} = 3 \text{ V}, R_L = 10 \text{ k}\Omega$		Full range	100			dB
r <sub>i(d)</sub>	Differential input resistance			25°C		1000		GΩ
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz	25°C		22.9		pF	
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz, A <sub>V</sub> = 10	25°C		0.25		Ω	
				25°C	80	95		
CMRR	Common-mode rejection ratio	$V_{IC} = 1 \text{ to } 3 \text{ V}, R_S = 50 \Omega$		Full range	80			dB
	Supply voltage rejection ratio		25°C	80	100		dB	
k <sub>SVR</sub>	$(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 4.5 \text{ V to } 16 \text{ V}, V_{IC} = 10.0 \text{ V}$	Full range	80				
				25°C		1.9	2.5	_
$I_{DD}$	Supply current (per channel)	$V_O = 2.5 \text{ V}$ , No load		Full range		-	3.5	mA

<sup>(1)</sup> Full range is  $-40^{\circ}$ C to  $125^{\circ}$ C.

# **OPERATING CHARACTERISTICS**

 $V_{DD}$  = 5 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
SR+	Positive slew rate at unity gain	V -09V C -50 pE P	- 10 kO	25°C	10	16		V/μs	
SK+	Fositive siew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V}, C_L = 50 \text{ pF}, R_L$	= 10 K22	Full range	9.5			ν/μ5	
SR-	Negative slew rate at unity gain	$V_{O(PP)} = 0.8 \text{ V}, C_L = 50 \text{ pF}, R_L$	- 10 kO	25°C	12.5	19		V/μs	
SIX-	Negative siew rate at unity gain	V <sub>O(PP)</sub> = 0.8 V, O <sub>L</sub> = 30 μr, κ <sub>L</sub>	= 10 K22	Full range	10			ν/μ5	
Vn	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/	
v <sub>n</sub>	Equivalent input hoise voltage	f = 1 kHz		25 C		7	√Hz		
In	Equivalent input noise current	f = 1 kHz	25°C		0.6		fA/ √Hz		
			A <sub>V</sub> = 1			0.002		%	
THD + N	Total harmonic distortion plus noise	$V_{O(PP)} = 3$ V, $R_L = 10$ kΩ and 250 Ω, $f = 1$ kHz	A <sub>V</sub> = 10	25°C		0.012			
		200 12, 1 = 1 10 12	A <sub>V</sub> = 100			0.085			
GBWP	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$		25°C		10		MHz	
		$V_{(STEP)PP} = 1 \text{ V, } A_V = -1,$	0.1%			0.18			
	Cattling time	$\begin{aligned} V_{(STEP)PP} &= 1 \text{ V, } A_V = -1, \\ C_L &= 10 \text{ pF, } R_L = 10 \text{ k}\Omega \end{aligned}$	0.01%	0500		0.39			
t <sub>s</sub>	Settling time	$V_{(STEP)PP} = 1 \text{ V, } A_V = -1,$ $C_L = 47 \text{ pF, } R_L = 10 \text{ k}\Omega$	0.1%	25°C		0.18		μs	
		$C_L = 47 \text{ pF}, R_L = 10 \text{ k}\Omega$	0.01%			0.39			
1	Dhana manin	D 4010	C <sub>L</sub> = 50 pF			32		0	
φ <sub>m</sub>	Phase margin	$R_L = 10 \text{ k}\Omega$ $C_L = 0$		25°C		40		-	
0	Coin marsin	$C_L = 50$		2500		2.2		٩D	
G <sub>m</sub>	Gain margin	$R_L = 10 \text{ k}\Omega$	$C_L = 0 pF$	25°C		3.3		dB	

<sup>(1)</sup> Full range is -40°C to 125°C.

# **ELECTRICAL CHARACTERISTICS**

 $V_{DD}$  = 12 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST COM	NDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	V <sub>DD</sub> = 12 V, V <sub>IC</sub> = 6 V, V	/o = 6 V Ro = 50 O	25°C		390	1900	μV
V10	input onoct voltage	VDD = 12 V, VIC = 0 V, V	0 - 0 7, 13 - 00 12	Full range			3000	μν
$\alpha_{\text{VIO}}$	Temperature coefficient of input offset voltage	$V_{DD} = 12 \text{ V}, V_{IC} = 6 \text{ V}, V_{IC}$	$V_{\rm O} = 6 \text{ V}, R_{\rm S} = 50 \Omega$	25°C		1.2		μV/°C
I <sub>IO</sub>	Input offset current	V <sub>DD</sub> = 12 V, V <sub>IC</sub> = 6 V, V	/o = 6 V Ro = 50 O	25°C		0.7	50	pА
טוי	input onset ourient	VDD = 12 V, VIC = 0 V, V	0 - 0 V, Ng - 00 12	Full range			700	ρ'n
l <sub>in</sub>	Input bias current	V <sub>DD</sub> = 12 V, V <sub>IC</sub> = 6 V, V	/a = 6 V Ra = 50 O	25°C		1.5	50	pА
I <sub>IB</sub>	input bias current	VDD = 12 V, VIC = 0 V, V	0 = 0 V, NS = 30 12	Full range			700	PΛ
V <sub>ICR</sub>	Common-mode input voltage	R <sub>S</sub> = 50 Ω		25°C	0.5 to 11.2			V
VICR	Common mode input voltage	115 - 50 22		Full range	0.5 to 11.2			V
			I <sub>OH</sub> = -1 mA	25°C	11.1	11.2		
			ЮН - 1 III/X	Full range	11			
			I <sub>OH</sub> = -20 mA	25°C	10.8	109		V
V	High-level output voltage	V <sub>IC</sub> = 6 V	10H = -20 IIIA	Full range	10.7			
V <sub>OH</sub>	nigri-ievei output voitage	VIC = 0 V	l – 25 mΛ	25°C	10.6	10.7		
			$I_{OH} = -35 \text{ mA}$	Full range	10.3			
				25°C	10.4	10.5		
			$I_{OH} = -50 \text{ mA}$	Full range	10.3			
				25°C		0.17	0.25	
	Low-level output voltage		$I_{OL} = 1 \text{ mA}$	Full range			0.35	
				25°C		0.35	0.45	V
		., .,	$I_{OL} = 20 \text{ mA}$	Full range			0.5	
$V_{OL}$		V <sub>IC</sub> = 6 V		25°C		0.4	0.52	
			$I_{OL} = 35 \text{ mA}$	Full range			0.6	
				25°C		0.45	0.6	
			$I_{OL} = 50 \text{ mA}$	Full range			0.65	
		Sourcing	25°C		150			
los	Short-circuit output current	Sinking		25°C		150		mA
		V <sub>OH</sub> = 1.5 V from positive	e rail	25°C		57		
l <sub>O</sub>	Output current	V <sub>OL</sub> = 0.5 V from negative		25°C		55		mA
	Large-signal differential voltage			25°C	120	140		
$A_{VD}$	amplification	$V_{O(PP)} = 8 \text{ V}, R_L = 10 \text{ k}\Omega$	)	Full range	120			dB
r <sub>i(d)</sub>	Differential input resistance		25°C		1000		GΩ	
C <sub>IC</sub>	Common-mode input capacitance	f = 10 kHz	25°C		21.6		pF	
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz, A <sub>V</sub> = 10	25°C		0.25		Ω	
				25°C	80	100		
CMRR	Common-mode rejection ratio	$V_{IC} = 1 \text{ to } 10 \text{ V}, R_S = 50$	Ω	Full range	80			dB
	Supply voltage rejection ratio		25°C	80	100		dB	
k <sub>SVR</sub>	$(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 4.5 \text{ V to } 16 \text{ V}, V_{IC}$	Full range	80				
	5 .0/				- 55	2.1	2.9	
$I_{DD}$	Supply current (per channel)	$V_O = 7.5 \text{ V}$ , No load		25°C Full range			3.5	mA

<sup>(1)</sup> Full range is  $-40^{\circ}$ C to  $125^{\circ}$ C.

Instruments

SLOS583-JUNE 2008 www.ti.com

# **OPERATING CHARACTERISTICS**

 $V_{DD}$  = 12 V, at specified free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
SR+	Desitive slew rate at unity gain	V - 2 V C - 50 pE D -	10 60	25°C	10	16		1//40	
SK+	Positive slew rate at unity gain	$V_{O(PP)} = 2 \text{ V, } C_L = 50 \text{ pF, } R_L =$	: 10 KL2	Full range	9.5			V/μs	
SR-	Negative slew rate at unity gain	$V_{O(PP)} = 2 \text{ V, } C_L = 50 \text{ pF, } R_L =$	10 40	25°C	12.5	19		V/µs	
SK-	Negative siew rate at unity gain	$V_{O(PP)} = 2 \text{ V, } O_{L} = 50 \text{ pr, } K_{L} = 10 \text{ pr, } K_$	: 10 K22	Full range	10			ν/μδ	
Vn	Equivalent input noise voltage	f = 100 Hz		25°C		12		nV/	
v <sub>n</sub>	Equivalent input noise voitage	f = 1 kHz		25 C		7		√Hz	
In	Equivalent input noise current	f = 1 kHz	= 1 kHz			0.6		fA/ √Hz	
			A <sub>V</sub> = 1			0.002		%	
THD + N	Total harmonic distortion plus noise	$V_{O(PP)}$ = 8 V, $R_L$ = 10 kΩ and 250 Ω, f = 1 kHz	A <sub>V</sub> = 10	25°C		0.005			
		200 12, 1 – 1 1012	A <sub>V</sub> = 100			0.022			
GBWP	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega$		25°C		10		MHz	
		$V_{(STEP)PP} = 1 \text{ V, } A_{V} = -1,$	0.1%			0.17			
	On till and the an	$V_{(STEP)PP} = 1 \text{ V, } A_V = -1,$ $C_L = 10 \text{ pF, } R_L = 10 \text{ k}\Omega$	0.01%	25°C		0.22			
t <sub>s</sub>	Settling time	$V_{(STEP)PP} = 1 \text{ V, } A_{V} = -1,$	0.1%			0.17		μs	
		$V_{(STEP)PP} = 1 \text{ V, } A_V = -1,$ $C_L = 47 \text{ pF, } R_L = 10 \text{ k}\Omega$	0.01%			0.29			
	Discourant of the second of th	D 4010	$C_{L} = 50 \text{ pF}$	0500		37		۰	
φ <sub>m</sub>	Phase margin	$R_L = 10 \text{ k}\Omega$	$C_L = 0 pF$	25°C		42		ŭ	
0	Cain mannin	$C_L = 50$		0500		3.1		40	
G <sub>m</sub>	Gain margin	$R_L = 10 \text{ k}\Omega$	$C_L = 0 pF$	25°C		4		dB	

<sup>(1)</sup> Full range is -40°C to 125°C.


# TYPICAL CHARACTERISTICS

# **Table 1. Table of Graphs**

			FIGURE
V <sub>IO</sub>	Input offset voltage	vs Common-mode input voltage	1, 2
I <sub>IO</sub>	Input offset current	vs Free-air temperature	3, 4
I <sub>IB</sub>	Input bias current	vs Free-air temperature	3, 4
V <sub>OH</sub>	High-level output voltage	vs High-level output current	5, 7
V <sub>OL</sub>	Low-level output voltage	vs Low-level output current	6, 8
Z <sub>o</sub>	Output impedance	vs Frequency	9
I <sub>DD</sub>	Supply current	vs Supply voltage	10
PSRR	Power supply rejection ratio	vs Frequency	11
CMRR	Common-mode rejection ratio	vs Frequency	12
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	13
V <sub>O(PP)</sub>	Peak-to-peak output voltage	vs Frequency	14, 15
	Crosstalk	vs Frequency	16
	Dlfferential voltage gain	vs Frequency	17, 18
	Phase	vs Frequency	17, 18
φ <sub>m</sub>	Phase margin	vs Load capacitance	19, 20
	Gain margin	vs Load capacitance	21, 22
	Gain-bandwidth product	vs Supply voltage	23
0.0	Olympia	vs Supply voltage	24
SR	Slew rate	vs Free-air temperature	25, 26
TUD - N	Total harmonic distantan also acts	vs Frequency	27, 28
THD + N	Total harmonic distortion plus noise	vs Peak-to-peak output voltage	29, 30
	Large-signal follower pulse response		31, 32
	Small-signal follower pulse response		33
	Large-signal inverting pulse response		34, 35
	Small-signal inverting pulse response		36

IEXAS INSTRUMENTS

SLOS583-JUNE 2008 www.ti.com



**INPUT OFFSET VOLTAGE COMMON-MODE INPUT VOLTAGE**  $\dot{V}_{DD} = 12 V$ 25° C -50 Voltage -75 -100 Offset 1 -125-150 -175 -200 2 -225 -250 2 3 4 5 8 9 10 11 6 7 V<sub>ICR</sub> - Common-Mode Input Voltage - V

**INPUT BIAS CURRENT AND** 

Figure 1.
INPUT BIAS CURRENT AND
INPUT OFFSET CURRENT
vs
FREE-AIR TEMPERATURE

Bias and Input Offset Current - pA 20 C -20 -40 -60 -80 -100 l IO - Input E  $I_{IB}$ -120 = 12 V -140lB/ -160 -155 -40 -25 -10 5 20 35 50 65 80 95 110 125 T<sub>A</sub> - Free-Air Temperature - °C

HIGH-LEVEL OUTPUT VOLTAGE

VS

HIGH-LEVEL OUTPUT CURRENT

5.0

VDD = 5 V

TA = 70°C

TA = 25°C

TA = 125°C

TA = 125°C

10H - High-Level Output Current - mA

Figure 5.

Figure 2.

vs LOW-LEVEL OUTPUT CURRENT 1.0 0.9 0.8 V<sub>OL</sub> – Low-Level Output Voltage 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 10 15 20 25 30 35 40 45 0 I<sub>OL</sub> - Low-Level Output Current - mA

Figure 6.
OUTPUT IMPEDANCE


vs


Figure 3.


**LOW-LEVEL OUTPUT VOLTAGE** 

Figure 4.
HIGH-LEVEL OUTPUT VOLTAGE

VS










POWER SUPPLY REJECTION RATIO



## **EQUIVALENT INPUT NOISE VOLTAGE**




Figure 13.

# **FREQUENCY** 뭥 140 PSRR - Power Supply Rejection Ratio -120 V<sub>DD</sub> = 12 V 100 80 60 40 Ų<sub>DD</sub> = 5 V 20

0

0

10 100 1k


Figure 11. **PEAK-TO-PEAK OUTPUT VOLTAGE** 

f - Frequency - Hz


1M

10M

10k 100k



**CROSSTALK** vs



# **COMMON-MODE REJECTION RATIO**




Figure 12. **PEAK-TO-PEAK OUTPUT VOLTAGE** 






Figure 15.

SLOS583-JUNE 2008














#### PARAMETER MEASUREMENT INFORMATION




Figure 37. Input Offset Voltage Null Circuit

12 Submit

#### **APPLICATION INFORMATION**

## **Driving a Capacitive Load**

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin, leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series ( $R_{NULL}$ ) with the output of the amplifier, as shown in Figure 38. A minimum value of 20  $\Omega$  should work well for most applications.




Figure 38. Driving a Capacitive Load

### Offset Voltage

The output offset voltage ( $V_{OO}$ ) is the sum of the input offset voltage ( $V_{IO}$ ) and both input bias currents ( $I_{IB}$ ) times the corresponding gains. The following schematic and formula (see Figure 39) can be used to calculate the output offset voltage:




Figure 39. Output Offset Voltage Model

# **High-Speed CMOS Input Amplifiers**

The TLC072 is a high-speed low-noise CMOS input operational amplifier that has an input capacitance of the order of 20 pF. Any resistor used in the feedback path adds a pole in the transfer function equivalent to the input capacitance multiplied by the combination of source resistance and feedback resistance. For example, a gain of –10, a source resistance of 1 k $\Omega$ , and a feedback resistance of 10 k $\Omega$  add an additional pole at approximately 8 MHz. This is more apparent with CMOS amplifiers than bipolar amplifiers due to their greater input capacitance.

This is of little consequence on slower CMOS amplifiers, as this pole normally occurs at frequencies above their unity-gain bandwidth. However, the TLC07x with its 10-MHz bandwidth means that this pole normally occurs at frequencies where there is on the order of 5-dB gain left and the phase shift adds considerably.

The effect of this pole is the strongest with large feedback resistances at small closed loop gains. As the feedback resistance is increased, the gain peaking increases at a lower frequency and the 180° phase shift crossover point also moves down in frequency, decreasing the phase margin.

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

For the TLC072, the maximum feedback resistor recommended is 5 k $\Omega$ ; larger resistances can be used but a capacitor in parallel with the feedback resistor is recommended to counter the effects of the input capacitance pole.

The TLC072 with a 1-V step response has an 80% overshoot with a natural frequency of 3.5 MHz when configured as a unity gain buffer and with a  $10-k\Omega$  feedback resistor. By adding a 10-pF capacitor in parallel with the feedback resistor, the overshoot is reduced to 40% and eliminates the natural frequency, resulting in a much faster settling time (see Figure 40). The 10-pF capacitor was chosen for convenience only.

Load capacitance had little effect on these measurements due to the excellent output drive capability of the TLC072.




Figure 40. 1-V Step Response

## **General Configurations**

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 41).




Figure 41. Single-Pole Low-Pass Filter



If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task (see Figure 42). For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 42. Two-Pole Low-Pass Sallen-Key Filter

# **Circuit Layout Considerations**

To achieve the levels of high performance of the TLC072, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes
  - A ground plane should be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling
  - Use a  $6.8 \mu F$  tantalum capacitor in parallel with a  $0.1 \mu F$  ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a  $0.1 \mu F$  ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the  $0.1 \mu F$  capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch between the device power terminals and the ceramic capacitors.
- Sockets
  - Sockets can be used but are not recommended. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements
  - Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components
  - Using surface-mount passive components is recommended for high performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback

#### **Macromodel Information**


Macromodel information provided was derived using MicroSim Parts<sup>TM</sup>, the model generation software used with MicroSim PSpice<sup>TM</sup>. The Boyle macromodel<sup>(1)</sup> and subcircuit in Figure 43 are generated using the TLC07x typical electrical and operating characteristics at  $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- · Input bias current
- · Open-loop voltage amplification
- Unity-gain frequency
- · Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

16 Subi

<sup>(1)</sup> G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).





```
*DEVICE=TLC07X_5V, OPAMP, PJF, INT
                                                                                            0
                                                                                                      12 457.42E-6
                                                                                       6
                                                                                               11
                                                                               ga
                                                                                       0
                                                                                                10
                                                                                                      99 1.1293E-6
                                                                               gcm
* TLC07X – 5V operational amplifier "macromodel" subcircuit
* created using Parts release 8.0 on 12/16/99 at 08:38
                                                                                            10 dc
                                                                               iss
ioff
                                                                                        3
                                                                                                      183.67E-6
                                                                                        0
                                                                                            6
                                                                                                      .806E-6
                                                                                                dc
                                                                                            0 2 1
* Parts is a MicroSim product.
                                                                                       90
                                                                               hlim
                                                                                                vlim
                                                                                                      1K
                                                                                        11
                                                                               j1
j2
                                                                                                10
                                                                                                      jx1
 connections:
                         non-inverting input
                                                                                                10
                                                                                                      jx2
                           inverting input
                                                                               r2
                                                                                       6
                                                                                            9
                                                                                                      100.00E3
                                                                                            11
                             positive power supply
                                                                               rd1
                                                                                                      2.1862E3
                                                                                       4
8
7
                               negative power supply
                                                                               rd2
                                                                                            12
                                                                                                      2.1862E3
                                                                                            5 10
99 10
                                 output
                                                                               ro1
                                                                               ro2
                                                                                        3
                                                                               rp
                                                                                            4
                                                                                                      2.4728E3
.subckt TLC07X_5V 12345
                                                                               rss
                                                                                        10
                                                                                            99
                                                                                                      1.0889E6
                                                                                        9
                                                                               vb
                                                                                            0
                                                                                               dc
                                                                                                      0
             12 4.8697E-12
7 8.0000E-12
                                                                               VC
                                                                                            53 dc
                                                                                                      1.5410
 c2
         6
                                                                               ve
                                                                                            4
                                                                                                dc
                                                                                                      .84403
         10
             99 4.0063E-12
 CSS
                                                                               vlim
                                                                                            8
                                                                                                      0
dc
             53 dy
         5
                                                                               vlp
                                                                                        91
                                                                                            0
                                                                                                dc
        54
90
             5 dy
91 dx
                                                                                            92 dc
 de
                                                                               vln
                                                                                                      119
                                                                                            D(Is=800.00E-18)
D(Is=800.00E-18 Rs=1m Cjo=10p)
PJF(Is=117.50E-15 Beta=1.1391E-
 dlp
                                                                              .model
                                                                                       dx
         92
             90 dx
 dln
                                                                              .model
 dp
             3
                 dx
                                                                              .model
                                                                                                                                    -3 Vto=-1)
        99
                 poly(2) (3,0) (4,0) 0 .5 .5
poly(5) vb vc ve vlp vln 0 6.9132E6 –1E3 1E3
egnd
fb
             0
                                                                              .model
                                                                                       jx2 PJF(Is=117.50E-15 Beta=1.1391E-3 Vto=-1)
              99
                                                                              .ends
                  6E6 -6E6
```

Figure 43. Boyle Macromodel and Subcircuit

11-Nov-2025 www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLC072QDRQ1	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TC072Q
TLC072QDRQ1.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TC072Q
TLC072QDRQ1.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TC072Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC072-Q1:

Catalog : TLC072

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Nov-2025

NOTE: Qualified Version Definitions:

 $_{\bullet}$  Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-May-2024

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC072QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-May-2024



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TLC072QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0



SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025