





THS2630 SLOSE96A - JANUARY 2023 - REVISED JULY 2023

THS2630 High-Speed, Low-Noise, Fully Differential I/O Amplifier

1 Features

High performance

- Bandwidth: 187MHz ($V_{CC} = \pm 15 V$, G = 1 V/V)

Slew rate: 75 V/µs

- Gain bandwidth product: 245 MHz

Distortion: –108 dBc THD at 2 V_{PP}, 250 kHz

Voltage noise

 1/f voltage noise corner: 85 Hz 1.1 nV/√Hz input-referred noise

Single supply operating range: 5 V to 35 V

Quiescent current (shutdown): 770 µA (THS2630S)

2 Applications

- Single-ended to differential conversion
- Differential ADC driver
- Differential antialiasing
- Differential transmitter and receiver
- Output level shifter
- Medical ultrasound

3 Description

The THS2630 is one in a family of fully differentialinput and differential-output devices fabricated using Texas Instruments state-of-the-art, high voltage, complementary bipolar process.


The THS2630 uses a true fully differential signal path from input to output, and has a high supply capability of up to ±17.5 V. This design leads to excellent common-mode noise rejection (95 dB at 800 kHz) and total harmonic distortion (-108 dBc at 2 V_{PP}, 250 kHz). The wide supply range allows high-voltage differential signal chains to benefit from the improved headroom and dynamic range without adding separate amplifiers for each polarity of the differential signal.

The THS2630 is characterized for operation over the wide temperature range of -40°C to +85°C.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)
	D (SOIC, 8)	4.9 mm × 6 mm
THS2630	DGK (VSSOP, 8)	3 mm × 4.9 mm
	DGN (HVSSOP, 8)	3 mm × 4.9 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Time Gain Control DAC Reference for Ultrasound



Total Harmonic Distortion vs Frequency



Table of Contents

1 Features1	7.4 Device Functional Modes	14
2 Applications1	8 Application and Implementation	15
3 Description1	8.1 Application Information	. 15
4 Revision History2		
5 Pin Configuration and Functions3	8.3 Power Supply Recommendations	19
6 Specifications4	8.4 Layout	20
6.1 Absolute Maximum Ratings4		
6.2 ESD Ratings4	9.1 Documentation Support	22
6.3 Recommended Operating Conditions4	9.2 Receiving Notification of Documentation Updates	22
6.4 Thermal Information4	9.3 Support Resources	22
6.5 Electrical Characteristics5	9.4 Trademarks	22
6.6 Typical Characteristics8	9.5 Electrostatic Discharge Caution	22
7 Detailed Description13	9.6 Glossary	22
7.1 Overview13	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram13	Information	<mark>2</mark> 2
7.3 Feature Description13		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (January 2023) to Revision A (July 2023)

Page

• Changed data sheet status from advanced information (preview) to production data (active)......1



5 Pin Configuration and Functions




Figure 5-1. D Package, 8-Pin SOIC DGK Package, 8-Pin VSSOP or DGN Package, 8-Pin HVSSOP THS2630S (Top View)




Figure 5-2. D Package, 8-Pin SOIC DGK Package, 8-Pin VSSOP or DGN Package, 8-Pin HVSSOP THS2630 (Top View)

Table 5-1. Pin Functions

PIN				
NAME	N	0.	TYPE ⁽¹⁾	DESCRIPTION
NAME	THS2630S	THS2630		
IN-	1	1	I	Negative input pin
IN+	8	8	I	Positive input pin
NC	_	7	_	This pin is not internally connected; leave floating or connect to any other pin on the device.
OUT-	5	5	0	Negative output pin
OUT+	4	4	0	Positive output pin
PD	7	_	I	Active low power-down pin
VCC+	3	3	I/O	Positive supply voltage pin
VCC-	6	6	I/O	Negative supply voltage pin
VOCM	2	2	I	Common mode input pin
Thermal Pad	Thermal Pad	Thermal Pad	_	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC

(1) I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VI	Input voltage	-V _{CC}	+V _{CC}	V
V _{CC} - to V _{CC} +	Supply voltage		37	V
	Supply turn on and turn off dV/dT ⁽²⁾		1.7	V/µs
Io	Output current ⁽³⁾		150	mA
V _{ID}	Differential input voltage	-1.5	1.5	V
I _{IN}	Continuous input current		10	mA
т	Junction temperature		150	°C
l J	Junction temperature, continuous operation, long-term reliability		125	°C
T _A	Ambient temperature	0	85	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Stay below this specification to make sure that the edge-triggered ESD absorption devices across the supply pins remain off.
- (3) The THS2630 HVSSOP PowerPAD integrated circuit package incorporates a thermal pad on the underside of the chip. This thermal pad acts as a heat sink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about using the PowerPAD integrated circuit package.

6.2 ESD Ratings

			VALUE	UNIT
V	\[\	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	3 I 3 \	,			
			MIN	NOM MAX	UNIT
V Supply valtage		Dual supply	±2.5	±17.5	V
V _{CC}	V _{CC} Supply voltage	Single supply	5	35	V
T _A	Operating free-air temperature		-40	85	°C

6.4 Thermal Information

			THS2630			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DGN (HVSSOP)	UNIT	
		8 PINS	8 PINS	8 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	126.3	147.3	57.6	°C/W	
R ₀ JC(top)	Junction-to-case (top) thermal resistance	67.3	37.9	76.3	°C/W	
R _{θJB}	Junction-to-board thermal resistance	69.8	83.2	30.0	°C/W	
ΨЈТ	Junction-to-top characterization parameter	19.5	0.9	4.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter	69.0	81.6	29.9	°C/W	
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	14.3	°C/W	

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: THS2630

THE BOOMMONE FOODBOOK



6.5 Electrical Characteristics

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω , R_L = 800 Ω , and T_A = +25°C (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
DYNAM	IC PERFORMANCE						
		Gain = 1, $R_F = 390 \Omega$,	V _{CC} = 5 V		181		
		$V_I = 63 \text{ mV}_{PP}$, single-ended	V _{CC} = ±5 V		183		
	Out all aires all branch sides (O dD)	input, differential output	V _{CC} = ±15 V	,	187		N 41 1-
SSBW	Small-signal bandwidth (–3 dB)	Gain = 2, R_F = 750 Ω,	V _{CC} = 5 V	,	108		MHz
		V _I = 63 mV _{PP} , single-ended	V _{CC} = ±5 V		108		
		input, differential output	V _{CC} = ±15 V		111		
	VOCM small-signal bandwidth	$V_I = 63 \text{ mV}_{PP}$,	100		MHz
GBW	Gain-bandwidth product	V _O = 200 mV _{PP} , gain = 20, I	R _F = 750 Ω	,	245		MHz
SR	Slew rate ⁽²⁾				75		V/µs
	Cattling time	To 0.1%	Step voltage = 2 V, gain = 1		31		
t _s	Settling time	To 0.01%	Step voltage = 2 V, gain = 1		52		ns
DISTOR	TION PERFORMANCE						
		$V_{CC} = 5 \text{ V}, V_{O} = 2 \text{ V}_{PP},$	f = 250 kHz		-106		
	Total harmonic distortion	differential input/output	f = 1 MHz		-93		dBc
		V _{CC} = ±5 V, V _O = 2 V _{PP} , differential input/output	f = 250 kHz		-106		
			f = 1 MHz		-93		
THD		V_{CC} = ±15 V, V_{O} = 2 V_{PP} , differential input/output V_{CC} = ±5 V, V_{O} = 4 V_{PP} , differential input/output	f = 250 kHz		-108		
טחו			f = 1 MHz		-94		
			f = 250 kHz		-99		
			f = 1 MHz		-84		
		V _{CC} = ±15 V, V _O = 4 V _{PP} , differential input/output	f = 250 kHz		-100		
			f = 1 MHz		-86		
		$\begin{array}{c} V_{CC}=5~V,V_O=2~V_{PP},\\ R_f=390~\Omega,R_L=800~\Omega,\\ gain=1,~differential~input/\\ output \end{array}$	f = 250 kHz		-116		
			f = 1 MHz		-106		
		$V_{CC} = \pm 5 \text{ V}, V_{O} = 2 \text{ V}_{PP},$	f = 250 kHz		-116		
		R_f = 390 Ω , R_L = 800 Ω , gain = 1, differential input/output	f = 1 MHz		-106		
		$V_{CC} = \pm 15 \text{ V}, V_{O} = 2 \text{ V}_{PP},$	f = 250 kHz		-117		
HD2	Second harmonic distortion	R_f = 390 Ω , R_L = 800 Ω , gain = 1, differential input/output	f = 1 MHz		-107		dBc
		$V_{CC} = \pm 5 \text{ V}, V_{O} = 4 \text{ V}_{PP},$	f = 250 kHz		–115		
		$R_f = 390 \ \Omega, \ R_L = 800 \ \Omega,$ gain = 1, differential input/output	f = 1 MHz		-101		
		V _{CC} = ±15 V, V _O = 4 V _{PP} ,	f = 250 kHz		-116		
		$R_f = 390 \Omega$, $R_L = 800 \Omega$, gain = 1, differential input/output	f = 1 MHz		-102		



6.5 Electrical Characteristics (continued)

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω , R_L = 800 Ω , and T_A = +25°C (unless otherwise noted)

- 50	\pm 5 V, gain = 1 V/V, R _F = 390 Ω PARAMETER	TEST COND		MIN	TYP	MAX	UNIT	
	FANAMETEN			IVIIIA		IVIAA	ONIT	
		$\begin{aligned} &V_{CC} = 5 \text{ V, } V_O = 2 \text{ V}_{PP}, \\ &R_f = 390 \Omega, R_L = 800 \Omega, \\ &gain = 1, differential input/ \\ &output \end{aligned}$	f = 250 kHz f = 1 MHz		-111 -100			
		$V_{CC} = \pm 5 \text{ V}, V_{O} = 2 \text{ V}_{PP},$	f = 250 kHz		-114			
		$R_f = 390 \Omega$, $R_L = 800 \Omega$, gain = 1, differential input/output	f = 1 MHz		-99			
		$V_{CC} = \pm 15 \text{ V}, V_{O} = 2 \text{ V}_{PP},$	f = 250 kHz		-117			
HD3	Third harmonic distortion	$R_f = 390 \Omega$, $R_L = 800 \Omega$, gain = 1, differential input/output	f = 1 MHz		-102		dBc	
		$V_{CC} = \pm 5 \text{ V}, V_{O} = 4 \text{ V}_{PP},$	f = 250 kHz		-107			
		$R_f = 390 \Omega$, $R_L = 800 \Omega$, gain = 1, differential input/output	f = 1 MHz		-91			
		$V_{CC} = \pm 15 \text{ V}, V_{O} = 4 \text{ V}_{PP},$	f = 250 kHz		-110			
		$R_f = 390 \Omega$, $R_L = 800 \Omega$, gain = 1, differential input/output	f = 1 MHz		-93			
		,	V _{CC} = ±2.5		109			
		V _O = 2 V _{PP} , f = 250 kHz, differential input/output	V _{CC} = ±5		112			
SFDR	Spurious-free dynamic range	unierentiai inputoutput	V _{CC} = ±15		116		dBc	
		$V_0 = 4 V_{PP}, f = 250 \text{ kHz},$	V _{CC} = ±5		104			
		differential input/output			106		1	
IMD3	Third intermodulation distortion	V _{I(PP)} = 4 V, F ₁ = 3 MHz, F ₂	= 3.5 MHz		-53		dBc	
OIP3	Third-order intercept	V _{I(PP)} = 4 V, F ₁ = 3 MHz, F ₂	= 3.5 MHz		41.5		dB	
NOISE P	ERFORMANCE			1				
V _n	Input voltage noise	f = 10 kHz			1.1		nV/√Hz	
In	Input current noise	f = 10 kHz			1.3		pA/√Hz	
DC PERI	FORMANCE							
A _{OL}	Open-loop gain	T _A = 25°C		91	95		dB	
AOL	Open-loop gain	T _A = full range		85			<u>ub</u>	
Vos	Input offset voltage	offset voltage		-1.3	±0.1	1.3	mV	
•08	mpat enect veltage	T _A = full range				1.5	•	
	Input offset voltage drift	T _A = full range			8.0	3.2	μV/°C	
I _{IB}	Input bias current	T _A = 25°C T _A = full range			4.8	9.8	μA	
-16					4.8	15.1		
los	Input offset current	T _A = 25°C		-250	22	350	nA	
	'	T _A = full range				400		
	Input offset current drift				0.13		nA/°C	
	HARACTERISTICS	- 0500						
CMRR	Common-mode rejection ratio	T _A = 25°C		81	95		dB	
V _{ICM}	Common-mode input voltage			-3.77 to 4.3	-4 to 4.5		V	
R _I	Input resistance	Common-mode, measured	<u>. </u>		320		ΜΩ	
C _{I_CM}	Common-mode input	Differential, measured into each input pin Measured into each input pin, closed loop			1.3		kΩ pF	
	capacitance							
C _{I_DIFF}	Differential input capacitance	Measured into each input pin, closed loop 2.3		2.3		pF		

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.5 Electrical Characteristics (continued)

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω , R_L = 800 Ω , and T_A = +25°C (unless otherwise noted)


PARAMETER		TEST COM	TEST CONDITIONS		TYP	MAX	UNIT
OUTPU	T CHARACTERISTICS						
R _O	Output resistance	Open loop			26		Ω
	Outrot walte na evine	V = 145 V D = 4 10	T _A = 25°C	±13.1	±13.4		V
	Output voltage swing	$V_{CC} = \pm 15 \text{ V}, R_L = 1 \text{ k}\Omega$	T _A = full range	±12.9			V
		V - 5 V D - 7 O	T _A = 25°C	25	45		
		$V_{CC} = 5 \text{ V}, R_L = 7 \Omega$	T _A = full range	20			
	Output ourront	$V_{CC} = \pm 5 \text{ V, R}_{1} = 7 \Omega$	T _A = 25°C	30	55		A
lo	Output current	V _{CC} - ±5 V, R _L - 7 \(\Omega\)	T _A = full range	28			mA
		V - 145 V D - 7.0	T _A = 25°C	65	85		
		$V_{CC} = \pm 15 \text{ V}, R_L = 7 \Omega$	T _A = full range	60			
POWER	SUPPLY						
		\\\ - \F\\\	T _A = 25°C		8.9	10.5	.4
	Quiescent current	$V_{CC} = \pm 5 V$	T _A = full range			12.4	
IQ		V _{CC} = ±15 V			11	13.2	mA
		V _{CC} = ±17.5 V			11	13.2	
I _{SD}	Shutdown current (THS2630S only)	PD = -5 V			0.77	0.92	mA
PSRR	Power-supply rejection ratio			76	98		dB
OUTPU	T COMMON-MODE (VOCM) COM	NTROL					
	V _{OCM} offset voltage	V _{OCM} driven to midsupply		-2.7	0.2	2.7	mV
	Default V _{OCM} offset	Relative to midsupply, VC	CM pin floating	-10	0.65	10	mV
	V Secret responsible	V _{CC} = ±15 V			-14		.,
	V _{OCM} input range low	V _{CC} = ±5 V			-4.1	-4	V
	V toward warm as black	V _{CC} = ±15 V			13.7		.,
	V _{OCM} input range high	V _{CC} = ±5 V			3.8		V
	V _{OCM} input noise	Flat-band noise, VOCM d	riven		13		nV/√ Hz
	V _{OCM} input resistance				15		kΩ

⁽¹⁾ Slew rate is measured from an output level range of 25% to 75%.




6.6 Typical Characteristics

at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω , G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)




at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω , G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)






at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω , G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)



Submit Document Feedback




at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω , G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)





at $T_A = 25$ °C, $V_{CC} = \pm 5$ V, $R_F = 390$ Ω , G = +1 V/V, differential input/output, and $R_L = 800$ Ω (unless otherwise noted)






7 Detailed Description

7.1 Overview

The THS2630 is a fully differential amplifier (FDA). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, see the *Fully Differential Amplifiers* application note.

7.2 Functional Block Diagram



7.3 Feature Description

Figure 7-1 and Figure 7-2 shows the differences between the operation of the THS2630 in two different modes. FDAs can work with either differential or single-ended inputs.




Figure 7-1. Amplifying Differential Input Signals

Figure 7-2. Amplifying Single-ended Input Signals

7.4 Device Functional Modes

7.4.1 Power-Down Mode

Power-down mode is used when power saving is required. The THS2630S power-down (\overline{PD}) pin is an active low input. If left unconnected, an internal 250-k Ω resistor to V_{CC+} keeps the device turned on. The threshold voltage for the power-down function is approximately 1.4 V greater than V_{CC-} . If the \overline{PD} pin is 1.4 V greater than V_{CC-} , the device is active. If the \overline{PD} pin is less than 1.4 V greater than V_{CC-} , the device is off. Pull the pin to V_{CC-} to turn the device off. Figure 7-3 shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M Ω in the power-down state.




Figure 7-3. Simplified Power-Down Circuit

Similar to an op amp in an inverting configuration, the output impedance of an FDA is determined by the feedback network configuration. In addition, the THS2630S has an internal $10-k\Omega$ resistor at each output that is tied to the V_{CM} error amplifier (see Section 7.2). The differential output impedance is equal to [($2 \times R_F + 2 \times R_G$) || $20 k\Omega$]. Figure 7-4 shows the closed-loop output impedance of the THS2630S when in power-down.




Figure 7-4. Output Impedance (in Power-Down) vs Frequency

Submit Document Feedback

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the THS2630. A voltage applied to the VOCM pin from a low-impedance source can be used to directly set the output common-mode voltage. If left floating, then the VOCM pin defaults to the mid-rail voltage, defined as:

$$\frac{(V_{CC+}) + (V_{CC-})}{2} \tag{1}$$

To minimize common-mode noise, connect a 0.1-µF bypass capacitor to the VOCM pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. This current is supplied by the output stage of the amplifier; therefore, additional power dissipation is created. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current can be significant in some applications and can dictate the use of the HVSSOP package to effectively control self-heating.

8.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

Output Balance Error =
$$\frac{\left(\frac{VOUT + -VOUT -}{2}\right)}{VOUT + -VOUT -}$$
 (2)

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, to optimize performance, use 1% tolerance resistors or better. Table 8-1 provides the recommended resistor values to use for a particular gain.

Table 8-1. Recommended Resistor Values

GAIN (V/V)	R _G (Ω)	R _F (Ω)
1	390	390
2	374	750
5	402	2010
10	402	4020

Copyright © 2023 Texas Instruments Incorporated

8.1.2 Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The THS2630 has been internally compensated to maximize bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, place a resistor in series with the output of the amplifier, as shown in Figure 8-1. A minimum value of 20 Ω works well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 8-1. Driving a Capacitive Load

8.1.3 Data Converters

Driving data converters are one of the most popular applications for fully-differential amplifiers. Figure 8-2 shows a typical configuration of an FDA attached to a differential analog-to-digital converter (ADC).




Figure 8-2. Fully-Differential Amplifier Attached to a Differential ADC

FDAs can operate with a single supply. V_{OCM} defaults to the mid-rail voltage, $V_{CC}/2$. The differential output can be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then connect V_{ref} directly to the V_{OCM} of the amplifier using a bypass capacitor to reduce broadband common-mode noise.




Figure 8-3. Fully-Differential Amplifier Using a Single Supply

Product Folder Links: THS2630

8.1.4 Single-Supply Applications

For proper operation, the input common-mode voltage to the input terminal of the amplifier must not exceed the common-mode input voltage range. However, some single-supply applications can require the input voltage to exceed the common-mode input voltage range. In such cases, to bring the common-mode input voltage within the specifications of the amplifier, the circuit configuration of Figure 8-4 is suggested.




Figure 8-4. Circuit With Improved Common-Mode Input Voltage

Equation 3 is used to calculate R_{PU}:

$$R_{PU} = \frac{V_P - V_{CC}}{(V_{IN} - V_P)\frac{1}{R_C} + (V_{OUT} - V_P)\frac{1}{R_F}}$$
(3)

8.2 Typical Application

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. Figure 8-5 shows a method by which the noise may be filtered in the THS2630.

Figure 8-5 shows a typical application design example for the THS2630 device in active low-pass filter topology driving and ADC.




Figure 8-5. Antialias Filtering

8.2.1 Design Requirements

Table 8-2 provides example design parameters and values for the typical application design example in Figure 8-5.

Table 8-2. Design Parameters

DESIGN PARAMETERS	VALUE
Supply voltage	±2.5 V to ±17.5 V
Amplifier topology	Voltage feedback
Output control	DC-coupled with output common-mode control capability
Filter requirement	500-kHz, multiple-feedback low-pass filter

8.2.2 Detailed Design Procedure

8.2.2.1 Active Antialias Filtering

Figure 8-5 shows a multiple-feedback (MFB) lowpass filter. The transfer function for this filter circuit is:

$$H_d(f) = \left[\frac{K}{-\left[\frac{f}{FSF \times fc}\right]^2 + \frac{1}{Q}\frac{jf}{FSF \times fc} + 1}\right] \times \left[\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi f R4RtC3}{2R4 + Rt}}\right] Where K = \frac{R2}{R1}$$

$$\tag{4}$$

$$FSF \times fc = \frac{1}{2\pi\sqrt{2 \times R2R3C1C2}}$$
 and $Q = \frac{\sqrt{2 \times R2R3C1C2}}{R3C1 + R2C1 + KR3C1}$ (5)

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re}$$
 (6)

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

$$FSF \times fc = \frac{1}{2\pi Rc\sqrt{2 \times mn}} \text{ and } Q = \frac{\sqrt{2 \times mn}}{1 + m(1 + K)}$$
 (7)

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.2.3 Application Curve




Figure 8-6. Large-Signal Frequency Response

8.3 Power Supply Recommendations

The THS2630 devices are designed to operate on power supplies ranging from ± 2.5 V to ± 15 V (single-ended supplies of 5 V to 30 V). Use a power-supply accuracy of 5% or better. When operated on a board with high-speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The THS2630 are connected to power supplies through pin 3 (V_{CC+}) and pin 6 (V_{CC-}). Decouple each supply pin to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane, configure the vias for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, do not power on the THS2630 with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.

8.4 Layout

8.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the THS2630, follow proper printed-circuit board (PCB) high-frequency design techniques. Following is a general set of guidelines. In addition, a SLOU554 is available to use as a guide for layout or for evaluating device performance.

- Ground planes—Use a ground plane on the board to provide all components with a low inductive ground
 connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to
 minimize the stray capacitance.
- Proper power-supply decoupling—use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply pin. Sharing the tantalum among several amplifiers is possible depending on the application; however, always use a 0.1-µF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1-µF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inches between the device power pin and the ceramic capacitors.
- Short trace runs or compact part placements—to optimize high-frequency performance, minimize stray series inductance. The best method is to make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Pay particular attention to the inputs of the amplifier; keep the length as short as possible. This short length helps minimize stray capacitance at the input of the amplifier.


8.4.1.1 PowerPAD™ Integrated Circuit Package Design Considerations

The THS2630 is available in a thermally-enhanced DGN package, which is a member of the PowerPAD™ integrated circuit package family. This package is constructed using a downset leadframe upon which the die is mounted (see Figure 8-7 a and Figure 8-7 b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see Figure 8-7 c). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of using a heat sink.

More complete details of the PowerPAD installation process and thermal management techniques can be found in *PowerPAD Thermally-Enhanced Package* application report. This document can be found on the TI website at www.ti.com by searching for the keyword PowerPAD. The document can also be ordered through your local TI sales office; refer to SLMA002 when ordering.



Note: The thermal pad (PowerPAD) is electrically isolated from all other pins and can be connected to any potential from V_{CC-} to V_{CC+} . Typically, the thermal pad is connected to the ground plane because this plane tends to physically be the largest and is able to dissipate the most amount of heat.

Figure 8-7. Views of Thermally-Enhanced DGN Package



8.4.2 Layout Example




Figure 8-8. Representative Schematic for Layout




Figure 8-9. Layout Recommendations



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Design Guide for 2.3 nV/√Hz, Differential, Time Gain Control (TGC) DAC Reference Design for Ultrasound design guide
- Texas Instruments, EVM User's Guide for High-Speed Fully-Differential Amplifier user's guide
- Texas Instruments, Fully Differential Amplifiers application note
- Texas Instruments, Maximizing Signal Chain Distortion Performance Using High Speed Amplifiers application note
- Texas Instruments, PowerPAD Thermally-Enhanced Package technical brief
- · Texas Instruments, TI Precision Labs Fully Differential Amplifiers video series

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: THS2630

www.ti.com

9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
THS2630DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UP5
THS2630DGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UP5
THS2630DGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2UQJ
THS2630DGNR.B	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2UQJ
THS2630DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630
THS2630DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630
THS2630SDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UO5
THS2630SDGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UO5
THS2630SDGNR	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2URJ
THS2630SDGNR.B	Active	Production	HVSSOP (DGN) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2URJ
THS2630SDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630S
THS2630SDR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630S

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS K0 P1 B0 W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS2630DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
THS2630DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS2630DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS2630SDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
THS2630SDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS2630SDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS2630DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS2630DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
THS2630DR	SOIC	D	8	2500	353.0	353.0	32.0
THS2630SDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS2630SDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
THS2630SDR	SOIC	D	8	2500	353.0	353.0	32.0





NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.
- 6. Features may differ or may not be present.





NOTES: (continued)

- 7. Publication IPC-7351 may have alternate designs.
- 8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025