DECEMBER 1983-REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain two independent 4-input NAND gates.

The SN5420, SN54LS20, and SN54S20 are characterized for operation over the full military range of  $-55\,^{\circ}\text{C}$  to 125 °C. The SN7420, SN74LS20, and SN74S20 are characterized for operation from 0 °C to 70 °C.

#### FUNCTION TABLE (each gate)

	INP	UTS		QUTPUT
Α	В	С	D	Y
н	Н	Н	н	Ļ
L	х	Х	х	Н
x	L	X	x	Н
х	Х	L.	×	н
х	X	Х	L	н

### logic symbol<sup>†</sup>



 $<sup>^{\</sup>dagger}\text{This}$  symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.


SN5420 . . . J PACKAGE
SN54LS20, SN54S20 . . . J OR W PACKAGE
SN7420 . . . N PACKAGE
SN74LS20, SN74S20 . . . D OR N PACKAGE
(TOP VIEW)

	_	_	1 1		L_	
1A	Ц	1	$\cup$	14	Ц	Vcc
1B	◁	2		13		2D
NC	□	3		12		2C
1 C	□	4		11		NC
1 D	₫	5		10		2B
1Y	d	6		9		2A
GND	d	7		8		2Y

# SN5420 . . . W PACKAGE (TOP VIEW)


1A	1	U 14	Ь	1D
1Y	2	13		1C
NC	3	12		1B
Vcc	4	11	ב	GNE
NC	5	10		2Y
2A	6	9.		2D
2B	7	8		2C

# SN54LS20, SN54S20 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


#### logic diagram



positive logic  $Y = \overline{A \cdot B \cdot C \cdot D}$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ 

schematics (each gate)





Resistor values shown are nominal.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	,,,,,,,	7 V
Input voltage: '20, 'S20		<b>5.</b> 5 V
'LS20	***************	7 V
Operating free-air temperature range:	SN54'	55°C to 125°C
	SN74'	. 0°C to 70°C
Storage temperature range		35°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminals.



#### recommended operating conditions

			SN5420			SN7420		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.8			8.0	v
lOH	High-level output current			- 0.4			- 0.4	mΑ
loL	Low-level output current			16			16	mΑ
TA	Operating free-air temperature	- 55		125	0		70	°c

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS T		\$N5420			SN742	0	UNIT
PARAMETER				TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>j</sub> = - 12 mA		<del></del>	<b>– 1.5</b>			1.5	٧
Voн	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		٧
VoL	VCC = MIN,	V <sub>IH</sub> = 2 V, l <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
l <sub>l</sub>	V <sub>CC</sub> - MAX,	V <sub>1</sub> - 5.5 V			1		_	1	mΑ
ΊΗ	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			40			40	μΑ
1 <sub>1</sub> L	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			- 1.6			- 1.6	mA
los§	V <sub>CC</sub> = MAX		- 20		- 55	_ 18		- 55	mA
іссн	V <sub>CC</sub> = MAX,	V  = 0 V		2	4		2	4	mA
ICCL.	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 4.5 V		6	11		6	11	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C. § Not more than one output should be shorted at a time.

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
tpLH	<b>A</b>	V	2 400 0 0 45 5		12	22	ns
<sup>t</sup> PHL	Any	Y	R <sub>L</sub> = 400 Ω, C <sub>L</sub> = 15 pF		8	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

## SN54LS20, SN74LS20 DUAL 4-INPUT POSITIVE-NAND GATES

### recommended operating conditions

		SN54LS20			SN74LS20			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC Supply voltage	4.5	5	5.5	4.75	5	5.25	٧	
VIH High-level input voltage	2			2			V	
V <sub>IL</sub> Low-level input voltage			0.7			0.8	V	
IOH High-level output current			- 0.4		-	- 0.4	mΑ	
IOL Low-level output current		· · · · · ·	4			8	mΑ	
TA Operating free-air temperature	- 55		125	0		70	°c	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA DAMACTED	i	TEST CONDIT	rions t		SN54LS	20		SN74LS	20	T.,,,,,_
PARAMETER		TEST CONDIT	110021	MIN	TYP‡	MAX	MIN	TYP\$	MAX	UNIT
Vik	VCC = MIN,	i <sub> </sub> = – 18 mA				- 1.5			<b>– 1.5</b>	V
v <sub>он</sub>	V <sub>CC</sub> = MIN,	VIL = MAX,	I <sub>OH</sub> = - 0.4 mA	2.5	3,4		2.7	3.4		v
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 4 mA		0.25	0.4			0.4	<b>&gt;</b>
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	10L = 8 mA					0.25	0.5	
11	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mΑ
liн	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μА
IIL	V <sub>CC</sub> = MAX,	V! = 0.4 V				- 0.4			- 0.4	mΑ
IOS §	V <sub>CC</sub> = MAX		<u> </u>	- 20		- 100	- 20		- 100	mA
Іссн	V <sub>CC</sub> = MAX,	V   = 0 V			0.4	0.8		0.4	8.0	mA
CCL	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 4.5 V			1.2	2.2		1.2	2.2	mA

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### switching characteristics, VCC = 5 V, TA = 25°C (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			TYP	MAX	UNIT
tPLH .	Апу	<b>&gt;</b>	$R_1 = 2 k\Omega$ ,	C: -15 nF		9	15	ns
<sup>‡</sup> PHL	Ally	<u>.</u>	11 - 2 Kaz,	C <sub>L</sub> = 15 pF		10	15	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{\Delta} = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

### recommended operating conditions

	SN54	<b>\$20</b>	1	SN74S2	20	דומט
	MIN NO	VI MAX	MIN	NOM	MAX	UNII
VCC Supply voltage	4.5	5 5.5	4.75	5	5.25	٧
V <sub>IH</sub> High-level input voltage	2		2			٧
VIL Low-level input voltage		8.0			0.8	V
IOH High-level output current		- 1			- 1	mΑ
IQL Low-level output current		20			20	mΑ
TA Operating free-air temperature	- 55	125	0		70	ိင

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

0.00.000	TEST CONDITIONS †	SN54S20	SN74S20	LIBUT
PARAMETER	TEST CONDITIONS I	MIN TYP\$ MAX	MIN TYP# MAX	UNIT
Vik	V <sub>CC</sub> = MIN, I <sub>1</sub> = -18 mA	-1.2	-1.2	٧
∨он	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.5 3.4	2.7 3,4	٧
Vol	V <sub>CC</sub> = MIN, V <sub>1H</sub> = 2 V, I <sub>OL</sub> = 20 mA	0.5	0.5	>
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V	1	1	mА
IfH	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.7 V	50	50	μΑ
l <sub>IL</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	-2	-2	mA
IOSS	V <sub>CC</sub> = MAX	-40 -100	_40 _100	mA
<sup>1</sup> ссн	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V	5 8	5 8	mA
<sup>1</sup> CCL	V <sub>CC</sub> = MAX, V <sub>1</sub> = 4.5 V	10 18	10 18	mA

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	DITIONS	MIN	TYP	МАХ	UNIT
tpLH			R <sub>L</sub> = 280 Ω,	C <sub>L</sub> = 15 pF		3	4.5	п\$
tPHL	A, B, C or D	Ų		ο <u>Γ</u> - 19 μι		3	5	ns,
tpLH		Ť	D 000 C	C = 50 = 5		4.5		ns
<sup>t</sup> PHL			R <sub>L</sub> = 280 Ω,	C <sub>L</sub> = 50 pF		5		ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ . § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

www.ti.com

11-Nov-2025

### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
JM38510/07006BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07006BCA
JM38510/07006BCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07006BCA
JM38510/07006BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07006BDA
JM38510/07006BDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07006BDA
JM38510/30007B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007B2A
JM38510/30007B2A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007B2A
JM38510/30007BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007BCA
JM38510/30007BCA.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007BCA
JM38510/30007BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007BDA
JM38510/30007BDA.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007BDA
M38510/07006BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07006BCA
M38510/07006BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 07006BDA
M38510/30007B2A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007B2A
M38510/30007BCA	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007BCA
M38510/30007BDA	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 30007BDA
SN54LS20J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS20J
SN54LS20J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS20J
SN54S20J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S20J





www.ti.com 11-Nov-2025

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN54S20J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54S20J
SN74LS20D	Obsolete	Production	SOIC (D)   14	-	=	Call TI	Call TI	0 to 70	LS20
SN74LS20DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS20
SN74LS20DR.A	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS20
SN74LS20N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS20N
SN74LS20N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS20N
SN74LS20NE4	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS20N
SN74LS20NSR	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS20
SN74LS20NSR.A	Active	Production	SOP (NS)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS20
SN74S20D	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S20
SN74S20D.A	Active	Production	SOIC (D)   14	50   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	S20
SN74S20N	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S20N
SN74S20N.A	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S20N
SN74S20NE4	Active	Production	PDIP (N)   14	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74S20N
SNJ54LS20FK	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 20FK
SNJ54LS20FK.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS 20FK
SNJ54LS20J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS20J
SNJ54LS20J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS20J
SNJ54LS20W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS20W
SNJ54LS20W.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54LS20W
SNJ54S20J	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S20J
SNJ54S20J.A	Active	Production	CDIP (J)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S20J
SNJ54S20W	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S20W
SNJ54S20W.A	Active	Production	CFP (W)   14	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54S20W

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS20, SN54S20, SN74LS20, SN74S20:

Catalog: SN74LS20, SN74S20

Military: SN54LS20, SN54S20

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS20DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS20NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS20DR	SOIC	D	14	2500	353.0	353.0	32.0
SN74LS20NSR	SOP	NS	14	2000	353.0	353.0	32.0



www.ti.com 24-Jul-2025

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
JM38510/07006BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/07006BDA.A	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/30007B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/30007B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/30007BDA	W	CFP	14	25	506.98	26.16	6220	NA
JM38510/30007BDA.A	W	CFP	14	25	506.98	26.16	6220	NA
M38510/07006BDA	W	CFP	14	25	506.98	26.16	6220	NA
M38510/30007B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/30007BDA	W	CFP	14	25	506.98	26.16	6220	NA
SN74LS20N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS20N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS20NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74S20D	D	SOIC	14	50	506.6	8	3940	4.32
SN74S20D.A	D	SOIC	14	50	506.6	8	3940	4.32
SN74S20N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S20N	N	PDIP	14	25	506	13.97	11230	4.32
SN74S20N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74S20N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74S20NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74S20NE4	N	PDIP	14	25	506	13.97	11230	4.32
SNJ54LS20FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS20FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS20W	W	CFP	14	25	506.98	26.16	6220	NA
SNJ54LS20W.A	W	CFP	14	25	506.98	26.16	6220	NA



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025