

SN74LVCH32373A 32-Bit Transparent D-Type Latch With 3-State Outputs

1 Features

- Member of the Texas Instruments Widebus+™ Family
- Operates from 1.65 V to 3.6 V
- Inputs accept voltages to 5.5 V
- Max t_{pd} of 4.2 ns at 3.3 V
- Typical V_{OLP} (output ground bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V, T}_{A} = 25^{\circ}\text{C}$
- Typical V_{OHV} (output V_{OH} undershoot) $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- I_{off} supports partial-power-down mode operation
- Supports mixed-mode signal operation (5-V Input and output voltages with 3.3-V V_{CC})
- Bus hold on data inputs eliminates the need for external pullup/pulldown resistors
- Latch-up performance exceeds 250 mA per JESD
- ESD protection exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

2 Applications

- **Buffer registers**
- I/O ports
- Bidirectional bus drivers
- Working registers

3 Description


This 32-bit transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH32373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as four 8-bit latches, two 16-bit latches, or one 32-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SN74LVCH32373AG KER	LFBGA-GKE	13.50 mm × 5.00 mm
SN74LVCH32373AN MJR	LFBGA-NMJ	13.50 mm × 5.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram



Table of Contents

1 Features	12
2 Applications 7.4 Device Functional Modes	
3 Description1 8 Application and Implementation	
4 Revision History	
5 Pin Configuration and Functions	15
6 Specifications 6 9 Power Supply Recommendations	17
6.1 Absolute Maximum Ratings 6 10 Layout	
6.2 ESD Ratings 6 10.1 Layout Guidelines	17
6.3 Recommended Operating Conditions7 10.2 Layout Example	
6.4 Thermal Information	
6.5 Electrical Characteristics	
6.6 Timing Requirements8 11.2 Support Resources	
6.7 Switching Characteristics9 11.3 Trademarks9	
6.8 Operating Characteristics	
6.9 Typical Characteristics9 11.5 Glossary	
7 Detailed Description 11 12 Mechanical, Packaging, and Orderable	
7.1 Overview	18
7.2 Functional Block Diagram12	

4 Revision History

Changes from Revision D (March 2005) to Revision E (J	July 2020)	Page
Changed global format to new TI data sheet		1
· Added Applications list, Device Information table, and ke	y graphic	1
Added maximum junction temperature		6
Added ESD Ratings section		<u>6</u>
Added Thermal Information section		<mark>7</mark>
Added Typical Characteristics section		9
Added Detailed Description section		11
Added Application and Implementation section		15
Added Power Supply Recommendations section and Lag	yout section	17



5 Pin Configuration and Functions




Figure 5-1. GKE 96-Pin LFBGA Transparent Top View

Pin Functions

PIN		I/O	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
1Q2	A1	Output	Bank 1, Channel 2, Q Output				
1Q4	B1	Output	Bank 1, Channel 4, Q Output				
1Q6	C1	Output	Bank 1, Channel 6, Q Output				
1Q8	D1	Output	Bank 1, Channel 8, Q Output				
2Q2	E1	Output	Bank 2, Channel 2, Q Output				
2Q4	F1	Output	Bank 2, Channel 4, Q Output				
2Q6	G1	Output	Bank 2, Channel 6, Q Output				



PIN			
NAME	NO.	I/O	DESCRIPTION
2Q7	H1	Output	Bank 2, Channel 8, Q Output
3Q2	J1	Output	Bank 3, Channel 2, Q Output
3Q4	K1	Output	Bank 3, Channel 4, Q Output
3Q6	L1	Output	Bank 3, Channel 6, Q Output
3Q8	M1	Output	Bank 3, Channel 8, Q Output
4Q2	N1	Output	Bank 4, Channel 2, Q Output
4Q4	P1	Output	Bank 4, Channel 4, Q Output
4Q6	R1	Output	Bank 4, Channel 6, Q Output
4Q7	T1	Output	Bank 4, Channel 8, Q Output
1Q1	A2	Output	Bank 1, Channel 1, Q Output
1Q3	B2	Output	Bank 1, Channel 3, Q Output
1Q5	C2	Output	Bank 1, Channel 5, Q Output
1Q7	D2	Output	Bank 1, Channel 7, Q Output
2Q1	E2	Output	Bank 2, Channel 1, Q Output
2Q3	F2	Output	Bank 2, Channel 3, Q Output
2Q5	G2	Output	Bank 2, Channel 5, Q Output
2Q8	H2	Output	Bank 2, Channel 7, Q Output
3Q1	J2	Output	Bank 3, Channel 1, Q Output
3Q3	K2	Output	Bank 3, Channel 3, Q Output
3Q5	L2	Output	Bank 3, Channel 5, Q Output
3Q7	M2	Output	Bank 3, Channel 7, Q Output
4Q1	N2	Output	Bank 4, Channel 1, Q Output
4Q3	P2	Output	Bank 4, Channel 3, Q Output
4Q5	R2	Output	Bank 4, Channel 5, Q Output
4Q8	T2	Output	Bank 4, Channel 7, Q Output
1 ŌE	A3	Input	Bank 1, Output Enable, Active Low
GND	В3	_	Ground
V _{CC}	C3	_	Positive Supply
GND	D3	_	Ground
GND	E3	_	Ground
V _{CC}	F3	_	Positive Supply
GND	G3	_	Ground
2 OE	H3	Input	Bank 2, Output Enable, Active Low
3 OE	J3	Input	Bank 3, Output Enable, Active Low
GND	K3	_	Ground
V _{CC}	L3	_	Positive Supply
GND	M3	_	Ground
GND	N3	_	Ground
V _{CC}	P3	Input	Positive Supply
GND	R3	_	Ground
4 ŌE	Т3	Input	Bank 4, Output Enable, Active Low
1LE	A4	Input	Bank 1, Latch Enable, Active Low
GND	B4	_	Ground
V _{CC}	C4	_	Positive Supply
GND	D4	_	Ground



www.ti.com

PIN			
NAME	NO.	I/O	DESCRIPTION
GND	E4	_	Ground
V _{CC}	F4	_	Positive Supply
GND	G4	_	Ground
2LE	H4	Input	Bank 2, Latch Enable, Active Low
3LE	J4	Input	Bank 3, Latch Enable, Active Low
GND	K4	_	Ground
V _{CC}	L4	_	Positive Supply
GND	M4	_	Ground
GND	N4	_	Ground
V _{CC}	P4	_	Positive Supply
GND	R4	_	Ground
4LE	T4	Input	Bank 4, Latch Enable, Active Low
1D1	A5	Input	Bank 1, Channel 1, Data Input
1D3	B5	Input	Bank 1, Channel 3, Data Input
1D5	C5	Input	Bank 1, Channel 5, Data Input
1D7	D5	Input	Bank 1, Channel 7, Data Input
2D1	E5	Input	Bank 2, Channel 1, Data Input
2D3	F5	Input	Bank 2, Channel 3, Data Input
2D5	G5	Input	Bank 2, Channel 5, Data Input
2D8	H5	Input	Bank 2, Channel 8, Data Input
3D1	J5	Input	Bank 3, Channel 1, Data Input
3D3	K5	Input	Bank 3, Channel 3, Data Input
3D5	L5	Input	Bank 3, Channel 5, Data Input
3D7	M5	Input	Bank 3, Channel 7, Data Input
4D1	N5	Input	Bank 4, Channel 1, Data Input
4D3	P5	Input	Bank 4, Channel 3, Data Input
4D5	R5	Input	Bank 4, Channel 5, Data Input
4D8	T5	Input	Bank 4, Channel 8, Data Input
1D2	A6	Input	Bank 1, Channel 2, Data Input
1D4	B6	Input	Bank 1, Channel 4, Data Input
1D6	C6	Input	Bank 1, Channel 6, Data Input
1D8	D6	Input	Bank 1, Channel 8, Data Input
2D2	E6	Input	Bank 2, Channel 2, Data Input
2D4	F6	Input	Bank 2, Channel 4, Data Input
2D6	G6	Input	Bank 2, Channel 6, Data Input
2D7	H6	Input	Bank 2, Channel 7, Data Input
3D2	J6	Input	Bank 3, Channel 2, Data Input
3D4	K6	Input	Bank 3, Channel 4, Data Input
3D6	L6	Input	Bank 3, Channel 6, Data Input
3D8	M6	Input	Bank 3, Channel 8, Data Input
4D2	N6	Input	Bank 4, Channel 2, Data Input
4D4	P6	Input	Bank 4, Channel 4, Data Input
4D6	R6	Input	Bank 4, Channel 6, Data Input
4D7	T6	Input	Bank 4, Channel 7, Data Input



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾	-0.5	6.5	V	
Vo	Voltage range applied to any output in the high-impe	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			V
Vo	Voltage range applied to any output in the high or low state ^{(2) (3)}			V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GND			±100	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	(_(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT			
V	Cumhicialtaga	Operating	1.65	3.6	V			
V _{CC}	Supply voltage	Data retention only	1.5		V			
	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}					
V_{IH}		V _{CC} = 2.3 V to 2.7 V	1.7		V			
		V _{CC} = 2.7 V to 3.6 V	2					
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}				
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V			
		V _{CC} = 2.7 V to 3.6 V						
VI	Input voltage	·	0	5.5	V			
Vo	Output voltage	High or low state	0	V _{CC}	٧			
		3-state	0	5.5	V			
		V _{CC} = 1.65 V		-4				
	High-level output current	V _{CC} = 2.3 V		-8	mA			
I _{OH}		V _{CC} = 2.7 V		-12	IIIA			
		V _{CC} = 3 V		-24				
		V _{CC} = 1.65 V		4				
	Low lovel output ourrent	V _{CC} = 2.3 V		8	A			
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA			
		V _{CC} = 3 V		24				
Δt/Δν	Input transition rise or fall rate	,		10	ns/V			
T _A	Operating free-air temperature		-40	85	°C			

6.4 Thermal Information

		SN74LVC		
	THERMAL METRIC ⁽¹⁾	GKE	ММЈ	UNIT
		96 PINS	96 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.4	26.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	26.1	14.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	23.9	10.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.8	10.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1) MAX	UNIT		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
V	I _{OH} = -8 mA	2.3 V	1.7	V		
V_{OH}	I _{OH} = –12 mA	2.7 V	2.2	V		
V _{OL}	IOH IZ IIIA	3 V	2.4			
	I _{OH} = -24 mA	3 V	2.2			
	I _{OL} = 100 μA	1.65 V to 3.6 V	0.2			
V_{OL}	I _{OL} = 4 mA	1.65 V	0.45			
	I _{OL} = 8 mA	2.3 V	0.7	V		
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = 0 to 5.5 V	3.6 V	±5	μA		
	V _I = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.03 V	-25			
	V _I = 0.7 V	2.3 V	45			
$I_{I(hold)}$	V _I = 1.7 V		-45	μΑ		
	V _I = 0.8 V	3 V	75			
	V _I = 2 V		- 75			
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V	±500			
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0	±10	μΑ		
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±10	μA		
	$V_1 = V_{CC}$ or GND $I_0 = 0$	3.6 V	40			
I _{cc}	$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(3)}$	3.0 V	40	μΑ		
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V	500	μΑ		
C _i	V _I = V _{CC} or GND	3.3 V	5	pF		
C _o	$V_O = V_{CC}$ or GND	3.3 V	6.5	pF		

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

6.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V		2.5 V 2 V	V _{CC} = :	2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	(1)		(1)		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	(1)		(1)		1.7		1.7		ns
t _h	Hold time, data after LE↓	(1)		(1)		1.2		1.2		ns

⁽¹⁾ This information was not available at the time of publication.

⁽²⁾ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

⁽³⁾ This applies in the disabled state only.



6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1 ± 0.1		V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} = :	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001101)	MIN			MAX	MIN	MAX	MIN	MAX	
+	D	0	(1)	(1)	(1)	(1)		4.9	1.6	4.2	no
t _{pd}	LE	Q	(1)	(1)	(1)	(1)		5.3	2.1	4.6	ns
t _{en}	ŌĒ	Q	(1)	(1)	(1)	(1)		5.7	1.3	4.7	ns
t _{dis}	ŌĒ	Q	(1)	(1)	(1)	(1)		6.3	2.5	5.9	ns

⁽¹⁾ This information was not available at the time of publication.


6.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT		
C .	Power dissipation capacitance	Outputs enabled	f = 10 MHz	(1)	(1)	39	nE	
Cpd	per latch	Outputs disabled		(1)	(1)	6	pF	


⁽¹⁾ This information was not available at the time of publication.

6.9 Typical Characteristics






Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INPUTS		.,	V	0		.,
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_Δ
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V_{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Overview

The SN74LVCH32373A is a 32-bit transparent D-type latch that is designed for 1.65-V to 3.6-V V_{CC} operation.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended.

Latches are arranged in banks of 8, with each bank having a separate latch enable (LE) and output enable ($\overline{\text{OE}}$) associated with it, as shown in the functional block diagram below.

When the latch enable pin for a bank is asserted (HIGH), the outputs will follow the data inputs.


When the latch enable pin for a bank is de-asserted (LOW), the outputs will continue to hold the valid input value at the time of switching.

When the output enable pin is asserted (LOW), the output is active.

When the output enable pin is de-asserted (HIGH), the output is disabled (high impedance). This does not affect the latch operation.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance to ground given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law (R = V ÷ I).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in the *Recommended Oeprating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

7.3.3 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.



7.3.4 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

7.3.5 Clamp Diode Structure

The inputs and outputs to this device have negative clamping diodes only as depicted in Figure 7-1.

CAUTION

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.6 Bus-Hold Data Inputs

Each data input (D) on this device includes a weak latch that maintains a valid logic level on the input. The state of these latches is unknown at startup and remains unknown until the input has been forced to a valid high or low state. After data has been sent through a channel, the latch then maintains the previous state on the input if the line is left floating. It is not recommended to use pull-up or pull-down resistors together with a bus-hold input, as it may cause undefined inputs to occur which can lead to excessive current consumption.

Bus-hold data inputs prevent floating inputs on this device. The Implications of Slow or Floating CMOS Inputs application report explains the problems associated with leaving CMOS inputs floating. These latches remain active at all times, independent of all control signals such as direction control or output enable. The Bus-Hold Circuit application report has additional details regarding bus-hold inputs.




Figure 7-2. Bus-Hold circuit block diagram representation



7.4 Device Functional Modes

Table 7-1. Function Table

	INPUTS	OUTPUT	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	Q_0
Н	X	X	Z




Figure 7-3. Logic Diagram (Positive Logic)



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

In this application, the SN74LVCH32373A 32-bit D-type latch with bus-hold inputs is used to control a 24-bit bus.

8.2 Typical Application




Figure 8-1. Simplified schematic for typical application

8.2.1 Design Requirements

- · All signals in the system operate at the same voltage within the recommended operating range of the device
- Inputs can be disconnected or placed into the high-impedance state; bus-hold circuitry will maintain the last known state at the input
- · Outputs must remain active at all times to prevent the bus from floating

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVCH32373A plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the *Absolute Maximum Ratings*.

The SN74LVCH32373A can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C_{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, T_J(max) listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LVCH32373A, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74LVCH32373A has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the *Recommended Operating Conditions*.

Refer to the Feature Description for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*. The plots in *Figure 8-2* and Figure 8-3 provide a typical relationship between output voltage and current for this device.

Unused outputs can be left floating.

Refer to Feature Description for additional information regarding the outputs for this device.

8.2.1.4 Timing Considerations

The SN74LVCH32373A is a latched device. As such, it requires special timing considerations to ensure normal operation.

Primary timing factors to consider:

- Pulse duration: ensure that the triggering event duration is larger than the minimum pulse duration, as
 defined in the *Timing Requirements*.
- Setup time: ensure that the data has changed at least one setup time prior to the triggering event, as defined in the *Timing Requirements*.
- Hold time: ensure that the data remains in the desired state at least one hold time after the triggering event, as defined in the *Timing Requirements*.


8.2.2 Detailed Design Procedure

Add a decoupling capacitor from each supply pin (V_{CC}) to a nearby GND pin. The capacitor needs to be
placed physically close to the device and electrically close to both the V_{CC} and GND pins. For BGA type
packages, these capacitors are often placed on the back of the board to minimize trace length. Adding one
capacitor per supply pin is recommended.

www.ti.com

- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVCH32373A to the receiving device.
- 3. Ensure the resistive load at the output is larger than (V_{CC} / 50 mA) Ω. This will ensure that the maximum output current from the Absolute Maximum Ratings is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation. In multi-channel high-speed applications, it is possible to reach the thermal limits of the device without violating any other absolute maximum ratings.

8.2.3 Application Curves






Figure 8-2. LVC family typical output voltage in the high state

Figure 8-3. LVC family typical output voltage in the low state

9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.022-µF capacitor at each supply pin is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The bypass capacitor should be installed as close to the power terminal as possible for best results. With BGA packages, this often means putting the capacitors on the back of the board.

10 Layout

10.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only 24 channels of a 32-channel D-type latch are used. Pins with bus-hold circuitry (xDy) are automatically held in a valid state and can be left unconnected without the input voltage floating. Other inputs, such as the xLE and x OE must be terminated at either ground or V_{CC} to prevent floating. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

It is not recommended to use pull-up or pull-down resistors with bus-hold inputs.



10.2 Layout Example




Figure 10-1. BGA layout examples

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and CPD Calculation
- Designing with Logic

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

Widebus+™ is a trademark of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74LVCH32373ANMJR	Active	Production	NFBGA (NMJ) 96	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	29TW
SN74LVCH32373ANMJR.B	Active	Production	NFBGA (NMJ) 96	1000 LARGE T&R	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Apr-2023

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH32373ANMJR	NFBGA	NMJ	96	1000	330.0	24.4	5.85	13.85	1.8	8.0	24.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 1-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH32373ANMJR	NFBGA	NMJ	96	1000	336.6	336.6	41.3

PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025