

SNx4LVC157A Quadruple 2-Line to 1-Line Data Selectors/Multiplexers

1 Features

- Operate from 1.65V to 3.6V
- Specified from -40°C to 85°C, -40°C to 125°C, and -55°C to 125°C
- Inputs accept voltages to 5.5V
- Max t_{pd} of 5.2ns at 3.3V
- Typical V_{OLP} (output ground bounce) <0.8V at $V_{CC} = 3.3V$, $T_A = 25$ °C
- Typical V_{OHV} (output V_{OH} undershoot) >2V at V_{CC} = 3.3V, T_A = 25°C
- Latch-up performance exceeds 250mA per JESD 17
- ESD protection exceeds JESD 22
 - 2000V human-body model (A114-A)
 - 1000V charged-device model (C101)

2 Description

These quadruple 2-line to 1-line data selectors/ multiplexers are designed for 1.65V to 3.6V V_{CC} operation.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
	BQB (WQFN, 16)	3.5mm × 2.5mm	3.5mm × 2.5mm
	D (SOIC, 16)	9.90 mm × 6mm	9.90 mm × 3.90 mm
SNx4LVC157A	DB (SSOP, 16)	6.20 mm × 7.8mm	6.20 mm × 5.30 mm
SINX4LVC15/A	NS (SOP, 16)	5mm × 6.4mm	5mm × 4.4mm
	PW (TSSOP, 16)	5.00 mm × 6.4mm	5.00 mm × 4.40 mm
	RGY (VQFN, 16)	4mm × 3.5mm	4mm × 3.5mm

- For more information, see Mechanical, Packaging, and Orderable Information.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.






Table of Contents

1 Features1	6 Detailed Description9
2 Description1	6.1 Overview9
3 Pin Configuration and Functions3	6.2 Functional Block Diagram9
4 Specifications4	6.3 Device Functional Modes
4.1 Absolute Maximum Ratings4	7 Application and Implementation10
4.2 ESD Ratings4	7.1 Power Supply Recommendations10
4.3 Recommended Operating Conditions,	7.2 Layout10
SN54LVC157A4	8 Device and Documentation Support11
4.4 Recommended Operating Conditions,	8.1 Documentation Support (Analog)11
SN74LVC157A5	8.2 Receiving Notification of Documentation Updates 11
4.5 Thermal Information5	8.3 Support Resources11
4.6 Electrical Characteristics, SN54LVC157A5	8.4 Trademarks11
4.7 Electrical Characteristics, SN74LVC157A 6	8.5 Electrostatic Discharge Caution11
4.8 Switching Characteristics, SN54LVC157A6	8.6 Glossary11
4.9 Switching Characteristics, SN74LVC157A7	9 Revision History11
4.10 Operating Characteristics7	10 Mechanical, Packaging, and Orderable
5 Parameter Measurement Information8	Information12



3 Pin Configuration and Functions

			l
Ā/B <u></u>	1 0	16	□□ V _{cc}
1A 🗀	2	15	G
1B 🖂	3	14	□□ 4A
1Y	4	13	⊐⊐ 4В
2A	5	12	□□ 4Y
2B 🗀	6	11	□ □ 3A
2Y	7	10	3B
GND □□	8	9	□□ 3Y

Figure 3-1. SN54LVC157A J or W Package, 16-Pin CDIP or CFP; SN74LVC157A D, DB, NS, or, PW Package, 16-Pin SOIC, SSOP, SOP, or TSSOP (Top View)




Figure 3-2. SN74LVC157A BQB or RGY Package, 16-Pin WQFN or VQFN (Top View)




Figure 3-3. SN54LVC157A FK Package, 16-Pin LCCC (Top View)

Ta	hl	Δ	3-	1	Di	n I	F١	ın	cti	i	n	_
ıа	υı	е	J-	Ι.	ГII		Гι	,,,,	Gu	O	ш	3

	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
Ā/B	1	I	Address select
1A	2	I	Channel 1, data input A
1B	3	I	Channel 1, data input B
1Y	4	0	Channel 1, data output
2A	5	I	Channel 2, data input A
2B	6	I	Channel 2, data input B
2Y	7	0	Channel 2, data output
GND	8	G	Ground
3Y	9	0	Channel 3, data output
3B	10	I	Channel 3, data input B
3A	11	I	Channel 3, data input A
4Y	12	0	Channel 4, data output
4B	13	I	Channel 4, data input B
4A	14	I	Channel 4, data input A
G	15	I	Output strobe, active low
V _{CC}	16	Р	Positive supply
Thermal pad	(2)	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output, P = Power, G = Ground.

⁽²⁾ WBQB package only.



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽¹⁾		-0.5	6.5	V
Vo	Output voltage range ⁽¹⁾ (2)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C
P _{tot}	Power dissipation ⁽³⁾ (4)	$T_A = -40^{\circ} \text{C to } 125^{\circ} \text{C}$		500	mW

- (1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (2) The value of V_{CC} is provided in the recommended operating conditions table.
- (3) For the D package, above 70°C the value of Ptot derates linearly with 8 mW/K.
- (4) For the DB, NS, and PW packages, above 60°C the value of Ptot derates linearly with 5.5 mW/K.

4.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V (ESD)	Lieurostatio discriarge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	'

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

4.3 Recommended Operating Conditions, SN54LVC157A

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LVC	157A		
			-55 TO 12	25°C	UNIT	
			MIN	MAX		
.,	Supply voltage	Operating	2	3.6	V	
V _{CC}		Data retention only	1.5		V	
V _{IH}	High-level input voltage	V _{CC} = 2.7V to 3.6V	2		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7V to 3.6V		0.8	V	
VI	Input voltage		0	5.5	V	
Vo	Output voltage		0	Vcc	V	
	High-level output current	V _{CC} = 2.7V		-12	mA	
Іон	nigh-level output current	V _{CC} = 3V		-24	ША	
	Low lovel output ourrent	V _{CC} = 2.7V		12		
I _{OL}	Low-level output current	Low-level output current $V_{CC} = 3V$			24	mA

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



4.4 Recommended Operating Conditions, SN74LVC157A

over operating free-air temperature range (unless otherwise noted)(1)

					SN74LV	/C157A			
			T _A =	25°C	−40 TC	0 85°C	-40 TO	125°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
\/	Supply voltage	Operating	1.65	3.6	1.65	3.6	1.65	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		1.5		1.5		V
		V _{CC} = 1.65V to 1.95V	0.65 × V _{CC}		0.65 × V _{CC}		0.65 × V _{CC}		
V _{IH}	High-level input voltage	V _{CC} = 2.3V to 2.7V	1.7		1.7		1.7		V
	remage	V _{CC} = 2.7V to 3.6V	2		2		2		
V_{IL}	Low-level input voltage	V _{CC} = 1.65V to 1.95V		0.35 × V _{CC}		0.35 × V _{CC}		0.35 × V _{CC}	
		V _{CC} = 2.3V to 2.7V		0.7		0.7		0.7	V
		V _{CC} = 2.7V to 3.6V		0.8		0.8		0.8	
VI	Input voltage	•	0	5.5	0	5.5	0	5.5	V
Vo	Output voltage		0	V _{CC}	0	V _{CC}	0	V _{CC}	V
		V _{CC} = 1.65V		-4		-4		-4	
	High-level output	V _{CC} = 2.3V		-8		-8		-8	mA
I _{OH}	current	V _{CC} = 2.7V		-12		-12		-12	mA
		V _{CC} = 3V		-24		-24		-24	
		V _{CC} = 1.65V		4		4		4	
	Low-level output	V _{CC} = 2.3V		8		8		8	mΛ
l _{OL}	current	V _{CC} = 2.7V		12		12		12	mA
	,	V _{CC} = 3V		24		24		24	
Δt/Δν	Input transition rise	and fall rate		10		10		10	ns/V

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4.5 Thermal Information

				SN74L\	/C157A			
	THERMAL METRIC(1)	BQB (WQFN)	D (SOIC)	DB (SSOP)	NS (SOP)	PW (TSSOP)	RGY (VQFN)	UNIT
				16 F	PINS			
R _{0JA}	Junction-to-ambient thermal resistance	98.8	118.1	82	64	141.8	87.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

4.6 Electrical Characteristics, SN54LVC157A

over recommended operating free-air temperature range (unless otherwise noted)

		,	SN54LVC157A		
PARAMETER	TEST CONDITIONS	V _{cc}	–55 TO 125°C	UNIT	
			MIN MAX		
	$I_{OH} = -100 \mu A$	2.7V to 3.6V	V _{CC} – 0.2		
l _V	L = 12mA	2.7V	2.2		
V _{OH}	$I_{OH} = -12mA$	3V	2.4	v	
	I _{OH} = -24mA	3V	2.2		

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN54LVC157A		
		TEST CONDITIONS	V _{CC}	–55 TO 125°C	UNIT	
					MIN MAX	
		I _{OL} = 100μA		2.7V to 3.6V	0.2	
V _{OL}		I _{OL} = 12mA	2.7V	0.4	\ \ \ \ \	
		I _{OL} = 24mA		3V	0.55	
I _I	All inputs	V _I = 5.5V or GND		3.6V	±5	μA
I _{CC}		V _I = V _{CC} or GND	I _O = 0	3.6V	10	μA
ΔI_{CC}		One input at V_{CC} – 0.6V, Other inputs at V_{C}	cc or GND	2.7V to 3.6V	500	μA

4.7 Electrical Characteristics, SN74LVC157A

over recommended operating free-air temperature range (unless otherwise noted)

			,					
PARA	METER	TEST CONDITIONS	V _{cc}	T _A	= 25°C	-40 TO 85°C	-40 TO 125°C	UNIT
				MIN	TYP MAX	MIN MAX	MIN MAX	
		I _{OH} = -100μA	1.65V to 3.6V	V _{CC} - 0.2		V _{CC} - 0.2	V _{CC} - 0.3	
		I _{OH} = -4mA	1.65V	1.29		1.2	1.05	
V _{OH}		I _{OH} = -8mA	2.3V	1.9		1.7	1.55	V
		I _{OH} = -12mA	2.7V	2.2		2.2	2.05	
		10H 12111A	3V	2.4		2.4	2.25	
	I _{OH} = -24mA	3V	2.3		2.2	2		
		I _{OL} = 100μA	1.65V to 3.6V		0.1	0.2	0.3	
.,		I _{OL} = 4mA	1.65V		0.24	0.45	0.6	.,
V _{OL}		I _{OL} = 8mA	2.3V		0.3	0.7	0.75	V
		I _{OL} = 12mA	2.7V		0.4	0.4	0.6	
		I _{OL} = 24mA	3V		0.55	0.55	0.8	
I _I A	All inputs	V _I = 5.5V or GND	3.6V		±1	±5	±20	μΑ
I _{CC}		$V_I = V_{CC}$ or GND $I_O = 0$	3.6V		1	10	40	μΑ
ΔI _{CC}	One input at $V_{CC} = 0.6V$, Other inputs at V_{CC} or GND		2.7V to 3.6V		500	500	5000	μΑ
Ci		V _I = V _{CC} or GND	3.3V		5			pF

4.8 Switching Characteristics, SN54LVC157A

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER				SN54LVC1	57A	UNIT
	FROM (INPUT)	TO (OUTPUT)	V _{cc}	-55 TO 12	5°C	
	(5.)	(66.1.61)		MIN	MAX	
	A or B		2.7V		6.2	ns
		Y	3.3V ± 0.3V	0.8	5.4	
4	Ā/B		2.7V		8.2	
t _{pd}			3.3V ± 0.3V	0.8	7	
	G		2.7V		7.8	
			3.3V ± 0.3V	0.8	6.5	



4.9 Switching Characteristics, SN74LVC157A

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

		TO (OUTPUT)		SN74LVC157A							
PARAMETER	FROM (INPUT)		V _{cc}	T	= 25°C		–40 TO 85°C		-40 TO 125°C		UNIT
	(1)	(551151)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
			1.8V ± 0.15V	1	5.5	13.5	1	14	1	15.5	
	A or B		2.5V ± 0.2V	1	3.2	7.4	1	7.9	1	10	
	AUID		2.7V	1	3.6	5.7	1	5.9	1	7.4	
			3.3V ± 0.3V	1	3	5	1	5.2	1	6.4	
	Ā/B	Y	1.8V ± 0.15V	1	6	15.5	1	16	1	17.5	ns
			2.5V ± 0.2V	1	3.7	9.6	1	10.1	1	12.2	
t _{pd}			2.7V	1	4.1	7.9	1	8.1	1	10	
			3.3V ± 0.3V	1	3.4	6.6	1	6.8	1	8.4	
			1.8V ± 0.15V	1	5.9	13.5	1	14	1	15.5	
	G		2.5V ± 0.2V	1	3.5	9.3	1	9.8	1	11.9	
	G		2.7V	1	3.9	7.6	1	7.8	1	9.3	
			3.3V ± 0.3V	1	3.3	6.3	1	6.5	1	7.9	
4			1.8V ± 0.15V					2		2.5	no
t _{sk(o)}			3.3V ± 0.3V					1		1.5	ns

4.10 Operating Characteristics


 $T_{\Lambda} = 25^{\circ}C$

TA - 20	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8V	14 ⁽¹⁾	
C _{pd}	Power dissipation capacitance	f = 10 MHz	2.5V	15 ⁽¹⁾	pF
			3.3V	16	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.




5 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD	CIRCUIT

.,	INPUTS		.,	V		-	.,	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V _∆	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 kW	0.15 V	
2.5 V ± 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 W	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 W	0.3 V	
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 W	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis.}
- F. t_{PZL} and t_{PZH} are the same as $t_{en.}$
- G. t_{PLH} and t_{PHL} are the same as t_{pd.}
- H. All parameters and waveforms are not applicable to all devices.

Figure 5-1. Load Circuit and Voltage Waveforms


6 Detailed Description

6.1 Overview

The 'LVC157A devices feature a common strobe (\overline{G}) input. When \overline{G} is high, all outputs are low. When \overline{G} is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The 'LVC157A devices provide true data.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

6.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

Figure 6-1. Logic Diagram (Positive Logic)

6.3 Device Functional Modes

Function Table

	INP	OUTPUT		
G	Ā/B	Υ		
Н	Х	Х	Х	L
L	L	L	X	L
L	L	Н	Х	Н
L	Н	Χ	L	L
L	Н	X	Н	Н

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 4.4 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1\mu f$ is recommended; if there are multiple V_{CC} pins, then $0.01\mu f$ or $0.022~\mu f$ is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A $0.1\mu f$ and a $1\mu f$ are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Layout Diagram are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

7.2.2 Layout Example




Figure 7-1. Example Layout for the SN74LVC157A

8 Device and Documentation Support

8.1 Documentation Support (Analog)

8.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LVC157A	Click here	Click here	Click here	Click here	Click here	
SN74LVC157A	Click here	Click here	Click here	Click here	Click here	

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision R (May 2024) to Revision S (December 2024)

Page

Changes from Revision Q (December 2010) to Revision R (May 2024)

Page

- Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device
 Functional Modes, Application and Implementation section, Device and Documentation Support section, and
 Mechanical, Packaging, and Orderable Information section

Copyright © 2024 Texas Instruments Incorporated



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

www.ti.com

8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-0050601QEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-0050601QE A SNJ54LVC157AJ
5962-0050601QFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-0050601QF A SNJ54LVC157AW
SN74LVC157ABQBR	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157ABQBR.A	Active	Production	WQFN (BQB) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157AD	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157AD.B	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157ADBR.B	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157ADG4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADR.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADRE4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADRG3	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADRG3.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADRG4.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADRG4.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADT	Active	Production	SOIC (D) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ADT.B	Active	Production	SOIC (D) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ANSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ANSR.B	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157ANSRE4	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC157A
SN74LVC157APW	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APW.B	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWE4	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A



8-Nov-2025



www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
						(4)	(5)		
SN74LVC157APWG4	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWRE4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWRG4.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWT	Active	Production	TSSOP (PW) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157APWT.B	Active	Production	TSSOP (PW) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC157A
SN74LVC157ARGYR	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LC157A
SN74LVC157ARGYR.A	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LC157A
SN74LVC157ARGYR.B	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LC157A
SNJ54LVC157AJ	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-0050601QE
									A SNJ54LVC157AJ
SNJ54LVC157AW	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-0050601QF A SNJ54LVC157AW

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Nov-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC157A, SN74LVC157A:

Catalog: SN74LVC157A

Automotive: SN74LVC157A-Q1, SN74LVC157A-Q1

■ Enhanced Product : SN74LVC157A-EP. SN74LVC157A-EP.

Military: SN54LVC157A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC157ABQBR	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1
SN74LVC157ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LVC157ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LVC157ADRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74LVC157ADRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LVC157ANSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LVC157APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC157APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC157APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC157ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 24-Jul-2025



*All dimensions are nominal

7 til diritoriororio aro mornimar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC157ABQBR	WQFN	BQB	16	3000	210.0	185.0	35.0
SN74LVC157ADBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74LVC157ADR	SOIC	D	16	2500	353.0	353.0	32.0
SN74LVC157ADRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74LVC157ADRG4	SOIC	D	16	2500	340.5	336.1	32.0
SN74LVC157ANSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74LVC157APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LVC157APWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74LVC157APWT	TSSOP	PW	16	250	353.0	353.0	32.0
SN74LVC157ARGYR	VQFN	RGY	16	3000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-0050601QFA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LVC157AD	D	SOIC	16	40	507	8	3940	4.32
SN74LVC157AD.B	D	SOIC	16	40	507	8	3940	4.32
SN74LVC157ADG4	D	SOIC	16	40	507	8	3940	4.32
SN74LVC157APW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LVC157APW.B	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LVC157APWE4	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LVC157APWG4	PW	TSSOP	16	90	530	10.2	3600	3.5
SNJ54LVC157AW	W	CFP	16	25	506.98	26.16	6220	NA



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025