

# SN74LV8T244-Q1 Automotive Octal Buffers and Drivers with 3-State Outputs and **Logic-Level Shifter**

#### 1 Features

- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1: -40°C to +125°C
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Available in Wettable Flanks QFN package
- Wide operating range of 1.65V to 5.5V
- 5.5V tolerant input pins
- Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
  - Up translation:
    - 1.2V to 1.8V
    - 1.5V to 2.5V
    - 1.8V to 3.3V
    - 3.3V to 5.0V
  - Down translation:
    - 5.0V, 3.3V, 2.5V to 1.8V
    - 5.0V, 3.3V to 2.5V
    - 5.0V to 3.3V
- Up to 150Mbps with 5V or 3.3V  $V_{CC}$
- Supports standard function pinout
- Latch-up performance exceeds 250mA per JESD 17

## 2 Applications

- Digital signage
- Controlling an indicator LED
- Increase the number of outputs on a microcontroller

## 3 Description


The SN74LV8T244-Q1 is an octal buffer with 3state outputs and Schmitt-trigger inputs. The device is configured into two banks of four drivers, each controlled by an output enable pin.

The input is designed with a reduced threshold circuit to support up translation when the supply voltage is larger than the input voltage. Additionally, the 5V tolerant input pins enable down translation when the input voltage is larger than the supply voltage. The output level is always referenced to the supply voltage (V<sub>CC</sub>) and supports 1.8V, 2.5V, 3.3V, and 5V CMOS levels.

### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE (NOM) <sup>(3)</sup>
	PW (TSSOP, 20)	6.5mm × 6.4mm	6.5mm × 4.4mm
SN74LV8T244-Q1	RKS (VQFN, 20)	4.5mm × 2.5mm	4.5mm × 2.5mm
	DGS (VSSOP, 20)	5.1mm ×4.9mm	5.1mm × 3mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Simplified Logic Diagram (Positive Logic)



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	14
2 Applications	1	8 Application and Implementation	15
3 Description	1	8.1 Application Information	15
4 Pin Configuration and Functions	3	8.2 Typical Application	
5 Specifications	4	8.3 Power Supply Recommendations	
5.1 Absolute Maximum Ratings		8.4 Layout	16
5.2 ESD Ratings	4	9 Device and Documentation Support	18
5.3 Recommended Operating Conditions		9.1 Documentation Support	18
5.4 Thermal Information	<mark>5</mark>	9.2 Receiving Notification of Documentation Updates	18
5.5 Electrical Characteristics	<mark>5</mark>	9.3 Support Resources	18
5.6 Switching Characteristics	<mark>5</mark>	9.4 Trademarks	
5.7 Typical Characteristics	7	9.5 Electrostatic Discharge Caution	18
6 Parameter Measurement Information		9.6 Glossary	18
7 Detailed Description	10	10 Revision History	18
7.1 Overview	10	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	10	Information	18
7.3 Feature Description	10		



# **4 Pin Configuration and Functions**




Figure 4-1. PW and DYY Package, 16-Pin TSSOP and SOT-23 (Top View)




Figure 4-2. RKS Package, 20-Pin VQFN (Transparent Top View)

Table 4-1. Pin Functions

ı	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
1 <del>OE</del>	1	I	Bank 1, output enable, active low
1A1	2	I	Bank 1, channel 1 input
2Y4	3	0	Bank 2, channel 4 output
1A2	4	I	Bank 1, channel 2 input
2Y3	5	0	Bank 2, channel 3 output
1A3	6	I	Bank 1, channel 3 input
2Y2	7	0	Bank 2, channel 2 output
1A4	8	I	Bank 1, channel 4 input
2Y1	9	0	Bank 2, channel 1 output
GND	10	G	Ground
2A1	11	I	Bank 2, channel 1 input
1Y4	12	0	Bank 1, channel 4 output
2A2	13	I	Bank 2, channel 2 input
1Y3	14	0	Bank 1, channel 3 output
2A3	15	I	Bank 2, channel 3 input
1Y2	16	0	Bank 1, channel 2 output
2A4	17	I	Bank 2, channel 4 input
1Y1	18	0	Bank 1, channel 1 output
2 <del>OE</del>	19	I	Bank 2, output enable, active low
V <sub>CC</sub>	20	Р	Positive supply
Thermal Pad <sup>()</sup>	2)	_	The thermal pad can be connect to GND or left floating. Do not connect to any other signal or supply.

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power

<sup>(2)</sup> WRKS package only



## **5 Specifications**

## **5.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any outp	ut in the high-impedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>	Output voltage range <sup>(2)</sup>			
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < -0.5 V		-20	mA
I <sub>OK</sub>	Output clamp current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC+} 0.5 \text{ V}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous output current through	Continuous output current through V <sub>CC</sub> or GND			
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

## 5.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>		Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

Spec	Description	Condition	MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		1.65	5.5	V		
VI	Input voltage		0	5.5	V		
Vo	Output voltage		0	V <sub>CC</sub>	V		
		V <sub>CC</sub> = 1.65 V to 2 V	1.1	1.1			
	High-level input voltage	V <sub>CC</sub> = 2.25 V to 2.75 V	1.28		V		
V <sub>IH</sub>		V <sub>CC</sub> = 3 V to 3.6 V	1.45		V		
		V <sub>CC</sub> = 4.5 V to 5.5 V	2				
		V <sub>CC</sub> = 1.65 V to 2 V		0.51			
.,	Low Lovel input veltage	V <sub>CC</sub> = 2.25 V to 2.75 V		0.65	V		
V <sub>IL</sub>	Low-Level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.75	V		
		V <sub>CC</sub> = 4.5 V to 5.5 V		0.8			
		V <sub>CC</sub> = 1.6 V to 2 V		±8			
Io	Output current	V <sub>CC</sub> = 2.25 V to 2.75 V		±15	mA		
		V <sub>CC</sub> = 3.3 V to 5.0 V		±25			
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 1.6 V to 5.0 V		20	ns/V		
T <sub>A</sub>	Operating free-air temperature	•	-40	125	°C		

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



### **5.4 Thermal Information**

PACKAGE	PINS	THERMAL METRIC(1)						UNIT
		R <sub>0JA</sub>	R <sub>0JC(top)</sub>	R <sub>0JB</sub>	$\Psi_{JT}$	$\Psi_{JB}$	R <sub>0JC(bot)</sub>	UNII
PW (TSSOP)	20	117.2	58.6	79.1	12.6	78.3	N/A	°C/W
DGS (VSSOP)	20	131.6	69.5	86.7	10.9	85.9	N/A	°C/W
RKS (VQFN)	20	90.4	92.2	63.4	29	63.5	41.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

## 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMET	TEST CONDITIONS	· ·	T <sub>A</sub> =	= 25°C		-40°C t	o 125°C	;	UNIT
ER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	I <sub>OH</sub> = -50 uA	1.65 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
	I <sub>OH</sub> = -2 mA	1.65 V to 2 V	1.28	1.7 <sup>(1)</sup>		1.21			
V <sub>OH</sub>	I <sub>OH</sub> = -3 mA	2.25 V to 2.75 V	2	2.4 <sup>(1)</sup>		1.93			V
	I <sub>OH</sub> = -5.5 mA	3 V to 3.6 V	2.6	3.08(1)		2.49			
	I <sub>OH</sub> = -8 mA	4.5 V to 5.5 V	4.1	4.65 <sup>(1)</sup>		3.95			
	I <sub>OL</sub> = 50 uA	1.65 V to 5.5 V			0.1			0.1	
	I <sub>OL</sub> = 2 mA	1.65 V to 2 V		0.1 <sup>(1)</sup>	0.2			0.25	
V <sub>OL</sub>	I <sub>OL</sub> = 3 mA	2.25 V to 2.75 V		0.15 <sup>(1)</sup>	0.17			0.2	V
	I <sub>OL</sub> = 5.5 mA	3 V to 3.6 V		0.2(1)	0.23			0.25	
	I <sub>OL</sub> = 8 mA	4.5 V to 5.5 V		0.3(1)	0.3			0.35	
II	V <sub>I</sub> = 0 V or V <sub>CC</sub>	0 V to 5.5 V			±0.1			±1	μΑ
I <sub>CC</sub>	$V_I = 0 \text{ V or } V_{CC}, I_O = 0; \text{ open on loading}$	1.65 V to 5.5 V			2			20	μA
A.1	One input at 0.3 V or 3.4 V, other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	5.5 V			1.35			1.5	mA
ΔI <sub>CC</sub>	One input at 0.3 V or 1.1 V, other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	1.8 V			10			20	μA
I <sub>OZ</sub>	$V_O = V_{CC}$ or GND and $V_{CC} = 5.5 \text{ V}$	5.5 V			±0.25			±2.5	μΑ
Cı	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4	10			10	pF
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		5					pF
C <sub>PD</sub>	No load, F = 1MHz	5 V		17					pF

<sup>(1)</sup> Typical value at nearest nominal voltage (1.8 V, 2.5 V, 3.3 V, and 5 V)

## **5.6 Switching Characteristics**

Over operating free-air temperature range; typical values measured at  $T_A = 25$ °C (unless otherwise noted). See *Parameter Measurement Information*.

PARAM	FROM (INPUT)	TO (OUTPUT)	LOAD VCC		LOAD T <sub>A</sub> = 25°C			-40°C	UNIT	
ETER	FROW (INFOT)	10 (001701)	CAPACITANCE	TANCE CO	MIN	TYP	MAX	MIN	TYP MAX	
t <sub>PLH</sub>	A	V	C <sub>1</sub> = 15pF	1.8V	5.3		12.4	4.8	13.	ns
t <sub>PHL</sub>		1	C <sub>L</sub> = 15pr	,L = 13pi	6.6		15.9	5.8	17.4	ns
t <sub>PZH</sub>	- ŌĒ	V	C <sub>1</sub> = 15pF	1.8V	8.3		18.4	7.2	20.6	ns
t <sub>PZL</sub>	OL		OL - 13pr		7.2		17.1	6.4	18.7	ns
$t_{PHZ}$	-OE Y	V	C <sub>L</sub> = 15pF	1.8V	7.1		13.6	6.3	15.4	ns
$t_{PLZ}$	OL	I		1.00	6.9		11.9	6.3	13.2	ns ns



# **5.6 Switching Characteristics (continued)**

Over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information*.

PARAM	EDOM (NIDUE)	TO (OUTDUE)	LOAD	.,	T	_ = 25°C	;	-40°C to 125°C			
ETER	FROM (INPUT)	TO (OUTPUT)	CAPACITANCE	V <sub>cc</sub>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>			0 50-5	4.0)/	7.3		16.7	6.5		18.3	ns
t <sub>PHL</sub>	A	Υ	C <sub>L</sub> = 50pF	1.8V	8.3		19.6	7.5		21.8	ns
t <sub>PZH</sub>	ŌĒ	V	0 - 50-5	4.0)/	10.6		23	9.5		25.7	ns
t <sub>PZL</sub>	OE	Υ	C <sub>L</sub> = 50pF	1.8V	9.2		21.2	8.3		23.4	ns
t <sub>PHZ</sub>	OF.	V	0 - 50-5	4.0)/	12.9		20.8	12.1		22.8	ns
t <sub>PLZ</sub>	- OE	Υ	$C_L = 50pF$	1.8V	12.6		19.3	12.1		20.6	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	1.8V			0.5			0.5	ns
t <sub>PLH</sub>	^	Υ	C = 15pF	2.5V	3.9		7.7	3.4		8.8	ns
t <sub>PHL</sub>	A	Ť	C <sub>L</sub> = 15pF		4.8		9.8	4.3		11.3	ns
t <sub>PZH</sub>	- OE	V	C = 15pE	2.51/	6.1		11.6	5.3		13.2	ns
t <sub>PZL</sub>	JOE	Υ	C <sub>L</sub> = 15pF	2.5V	5.2		10.6	4.6		12.1	ns
t <sub>PHZ</sub>	- OE	Υ	0 45:5	2.5)/	5		8.6	4.4		9.9	ns
t <sub>PLZ</sub>	JOE	Y	C <sub>L</sub> = 15pF	2.5V	5.1		8	4.7		9	ns
t <sub>PLH</sub>		V	0 - 50-5	2.57	5.3		10.6	4.7		12	ns
t <sub>PHL</sub>	A	Υ	C <sub>L</sub> = 50pF	2.5V	6.2		12.5	5.6		14.3	ns
t <sub>PZH</sub>	OF.		0 50-5	0.5)/	8		14.9	7.1		16.9	ns
t <sub>PZL</sub>	ŌĒ	Υ	C <sub>L</sub> = 50pF	2.5V	6.9		13.5	6.2		15.4	ns
t <sub>PHZ</sub>	OF.	V	0 50-5	2.5V	8.8		13.5	8.1		15	ns
t <sub>PLZ</sub>	ŌĒ	Υ	C <sub>L</sub> = 50pF	2.J v	9		12.9	8.6		14	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	2.5V			0.3			0.4	ns
t <sub>PLH</sub>			0 - 45-5	2 2)/	3.4		6.4	3		7.3	ns
t <sub>PHL</sub>	A	Υ	C <sub>L</sub> = 15pF	3.3V	4.3		8.1	3.7		9.4	ns
t <sub>PZH</sub>	OF.	.,	0 45:5	0.01/	5.4		9.5	4.6		11	ns
t <sub>PZL</sub>	ŌĒ	Υ	C <sub>L</sub> = 15pF	3.3V	4.5		8.7	4		9.9	ns
t <sub>PHZ</sub>	ŌĒ	Υ	0 - 45-5	2.2)/	3.9		6.9	3.3		8.1	ns
t <sub>PLZ</sub>	JOE	Y	C <sub>L</sub> = 15pF	3.3V	4.4		6.8	4.1		7.6	ns
t <sub>PLH</sub>		Υ	0 - 50-5	2.2)/	4.6		8.8	4		10.1	ns
t <sub>PHL</sub>	A	Y	C <sub>L</sub> = 50pF	3.3V	5.5		10.4	4.9		11.9	ns
t <sub>PZH</sub>	ŌĒ	V	C = 50pF	2.2)/	7.1		12.4	6.3		14.1	ns
t <sub>PZL</sub>	JOE TOP	Υ	$C_L = 50pF$	3.3V	6.1		11.3	5.6		12.9	ns
t <sub>PHZ</sub>	- ŌĒ	Υ	0 - 50-5	2.2)/	7		10.7	6.5		12	ns
t <sub>PLZ</sub>	JOE	Y	C <sub>L</sub> = 50pF	3.3V	7.7		10.8	7.3		11.6	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	3.3V			0.3			0.4	ns
t <sub>PLH</sub>		V	0 - 45-5	5)/	3.1		5.4	2.9		6.1	ns
t <sub>PHL</sub>	A	Υ	C <sub>L</sub> = 15pF	5V	3.1		5.5	2.7		6.4	ns
t <sub>PZH</sub>		0 45:5	5) (	4		6.7	3.5		7.8	ns	
t <sub>PZL</sub>	- OE	Y	C <sub>L</sub> = 15pF	5V	3.3		5.9	2.9		6.9	ns
t <sub>PHZ</sub>	OF	V	C = 15×5	EV/	3.1		5.1	2.8		6	ns
t <sub>PLZ</sub>	ŌĒ	Υ	C <sub>L</sub> = 15pF	5V	4.3		6	4.1		6.6	ns
t <sub>PLH</sub>	_	V	C = 50r F	EV/	4.1		7.2	3.7		8.1	ns
t <sub>PHL</sub>	A	Υ	C <sub>L</sub> = 50pF	5V	4.2		7.2	3.7		8.4	ns


## **5.6 Switching Characteristics (continued)**

Over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted). See *Parameter Measurement Information*.

PARAM	FROM (INPUT)	TO (OUTPUT)	LOAD	V	T <sub>A</sub> = 25°C			-40°C to 125°C			UNIT
ETER	PROW (INPUT)	10 (001701)	CAPACITANCE	V <sub>cc</sub>	MIN	TYP	MAX	MIN	TYP	MAX	Oitii
t <sub>PZH</sub>	- ŌĒ	Y	C <sub>L</sub> = 50pF	5V	5.4		9	4.7		10.3	ns
t <sub>PZL</sub>	JOE			JV	4.6		8	4.1		9.2	ns
t <sub>PHZ</sub>	- ŌĒ	V	0 - 50-5	5V	4.9		7.3	4.6		8.3	ns
t <sub>PLZ</sub>			C <sub>L</sub> = 50pF	30	6.2		8.5	6		9.1	ns
t <sub>sk(o)</sub>			C <sub>L</sub> = 50pF	5V			0.4			0.4	ns

## **5.7 Typical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)





## 5.7 Typical Characteristics (continued)

T<sub>A</sub> = 25°C (unless otherwise noted)




Figure 5-5. Output Voltage vs Current in HIGH State; 3.3-V Supply




Figure 5-6. Output Voltage vs Current in LOW State; 3.3-V Supply




Figure 5-7. Output Voltage vs Current in HIGH State; 2.5-V




Figure 5-8. Output Voltage vs Current in LOW State; 2.5-V Supply




Figure 5-9. Output Voltage vs Current in HIGH State; 1.8-V Supply




Figure 5-10. Output Voltage vs Current in LOW State; 1.8-V Supply




### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily for the examples listed in the following table. All input pulses are supplied by generators having the following characteristics:  $PRR \le 1MHz$ ,  $Z_O = 50\Omega$ ,  $t_t < 2.5ns$ .


The outputs are measured individually with one input transition per measurement.

TEST	S1	S2	$R_L$	CL	ΔV	V <sub>cc</sub>
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN	OPEN	_	15pF, 50pF	_	ALL
t <sub>PLZ</sub> , t <sub>PZL</sub>	CLOSED	OPEN	1kΩ	15pF, 50pF	0.15V	≤ 2.5V
t <sub>PHZ</sub> , t <sub>PZH</sub>	OPEN	CLOSED	1kΩ	15pF, 50pF	0.15V	≤ 2.5V
t <sub>PLZ</sub> , t <sub>PZL</sub>	CLOSED	OPEN	1kΩ	15pF, 50pF	0.3V	> 2.5V
t <sub>PHZ</sub> , t <sub>PZH</sub>	OPEN	CLOSED	1kΩ	15pF, 50pF	0.3V	> 2.5V




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for 3-State Outputs



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

Figure 6-2. Voltage Waveforms Propagation Delays



- (3) The greater between  $t_{PZL}$  and  $t_{PZH}$  is the same as  $t_{en}$ .
- (4) The greater between  $t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  is the same as  $t_{\text{dis}}$




Figure 6-4. Voltage Waveforms, Input and Output Transition Times

Figure 6-3. Voltage Waveforms Propagation Delays



Noise values measured with all other outputs simultaneously switching.

Figure 6-5. Voltage Waveforms, Noise

## 7 Detailed Description

### 7.1 Overview

The SN74LV8T244-Q1 contains 8 individual high speed CMOS buffers organized as two 4-bit buffers/line drives with 3-state outputs.

Each buffer performs the boolean logic function xYn = xAn, with x being the bank number and n being the channel number.

Each output enable  $(x\overline{OE})$  controls four buffers. When the  $x\overline{OE}$  pin is in the low state, the outputs of all buffers in the bank x are enabled. When the  $x\overline{OE}$  pin is in the high state, the outputs of all buffers in the bank x are disabled. All disabled output are placed into the high-impedance state.

To put the device in the high-impedance state during power up or power down, tie both  $\overline{OE}$  pins to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver and the leakage of the pin as defined in the *Electrical Characteristics* table.

### 7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

### 7.3 Feature Description

### 7.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance state, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10k\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

#### 7.3.2 LVxT Enhanced Input Voltage

The SN74LV8T244-Q1 belongs to TI's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5V levels to support down-translation. For proper functionality, input signals must remain at or above the specified  $V_{IH(MIN)}$  level for a HIGH input state, and at or below the specified  $V_{IL(MAX)}$  for a LOW input state. Figure 7-2 shows the typical  $V_{IH}$  and  $V_{IL}$  levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ( $R = V \div I$ ).

Input signals must transition between valid logic states quickly, as defined by the input transition rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at a valid high or low voltage level. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a  $10k\Omega$  resistor is recommended and will typically meet all requirements.




Figure 7-2. LVxT Input Voltage Levels

#### 7.3.2.1 Up Translation

Input signals can be up translated using the SN74LV8T244-Q1. The voltage applied at V<sub>CC</sub> will determine the output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical Characteristics tables. When connected to a high-impedance input, the output voltage will be approximately V<sub>CC</sub> in the HIGH state, and 0V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels, which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5V supply will have a V<sub>IH(MIN)</sub> of 3.5V. For the SN74LV8T244-Q1, V<sub>IH(MIN)</sub> with a 5V supply is only 2V, which would allow for up-translation from a typical 2.5V to 5V signals.

Ensure that the input signals in the HIGH state are above V<sub>IH(MIN)</sub> and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in Figure 7-3.

Up Translation Combinations are as follows:

- 1.8V V<sub>CC</sub> Inputs from 1.2V
- 2.5V V<sub>CC</sub> Inputs from 1.8V
- $3.3 \mbox{V}_{CC}$  Inputs from 1.8V and 2.5V  $5.0 \mbox{V}_{CC}$  Inputs from 2.5V and 3.3V




Figure 7-3. LVxT Up and Down Translation Example

#### 7.3.2.2 Down Translation

Signals can be translated down using the SN74LV8T244-Q1. The voltage applied at the V<sub>CC</sub> will determine the output voltage and the input thresholds as described in the Recommended Operating Conditions and Electrical Characteristics tables.

When connected to a high-impedance input, the output voltage will be approximately V<sub>CC</sub> in the HIGH state, and 0V in the LOW state. Ensure that the input signals in the HIGH state are between  $V_{IH(MIN)}$  and 5.5V, and input signals in the LOW state are lower than V<sub>IL(MAX)</sub> as shown in Figure 7-2.

For example, standard CMOS inputs for devices operating at 5.0V, 3.3V or 2.5V can be down-translated to match 1.8V CMOS signals when operating from 1.8V  $V_{CC}$ . See Figure 7-3.

Down Translation Combinations are as follows:

- 1.8V V<sub>CC</sub> Inputs from 2.5V, 3.3V, and 5.0V
- 2.5V V<sub>CC</sub> Inputs from 3.3V and 5.0V
- $3.3V V_{CC}$  Inputs from 5.0V

#### 7.3.3 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the Electrical Characteristics. The worst case resistance is calculated with the maximum input voltage, given in the Absolute Maximum Ratings, and the maximum input leakage current, given in the Electrical Characteristics, using Ohm's law ( $R = V \div I$ ).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the Recommended Operating Conditions table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in Implications of Slow or Floating CMOS Inputs.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V<sub>CC</sub> or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a  $10k\Omega$  resistor, however, is recommended and will typically meet all requirements.

#### 7.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet where packages include this feature.




Figure 7-4. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in Figure 7-4, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

### 7.3.5 Clamp Diode Structure

As Figure 7-5 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-5. Electrical Placement of Clamping Diodes for Each Input and Output

### 7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LV8T244-Q1.

Н

 INPUTS(1)
 OUTPUTS

 OE
 A
 Y

 L
 L
 L

 L
 H
 H

Ζ

**Table 7-1. Function Table** 

 H = High Voltage Level, L = Low Voltage Level, X = Do Not Care, Z = High-Impedance State

Х

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

SN74LV8T244-Q1 is a high drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern. The inputs can accept voltages to 5.5V at any valid  $V_{CC}$  making it ideal for down translation.

### 8.2 Typical Application




Figure 8-1. Application Schematic

#### 8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive will also create fast edges into light loads, so consider routing and load conditions to prevent ringing.

#### 8.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specification, see ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - For specified high and low levels, see (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as (V<sub>I</sub> max) in the Recommended Operating
    Conditions table at any valid V<sub>CC</sub>.
- 2. Recommended maximum Output Conditions:
  - Load currents should not exceed (I<sub>O</sub> max) per output and should not exceed (Continuous current through V<sub>CC</sub> or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.
  - Outputs should not be pulled above V<sub>CC</sub>.

### 8.2.3 Application Curves




Figure 8-2. Simulated Signal Integrity at the Receiver With Different Damping Resistor (R<sub>d</sub>) Values

### 8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A  $0.1\mu F$  capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The  $0.1\mu F$  and  $1\mu F$  capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

#### 8.4 Layout

### 8.4.1 Layout Guidelines

- · Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid 90° corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - Parallel traces must be separated by at least 3x dielectric thickness
  - For traces longer than 12cm
    - · Use impedance controlled traces
    - Source-terminate using a series damping resistor near the output
    - · Avoid branches; buffer each signal that must branch separately

#### 8.4.2 Layout Example




Figure 8-3. Example Trace Corners for Improved Signal Integrity






Figure 8-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 8-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 8-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 8-7. Example Damping Resistor Placement for Improved Signal Integrity



## 9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, *Designing With Logic* application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

#### Changes from Revision \* (March 2024) to Revision A (June 2025)

Page

Updated document status from Advance Information to Production Data......

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV8T244-Q1

www.ti.com 14-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CLV8T244QWRKSRQ1	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L8T244Q
SN74LV8T244QDGSRQ1	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	8T244Q
SN74LV8T244QPWRQ1	Active	Production	TSSOP (PW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV8T244Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV8T244-Q1:

Catalog: SN74LV8T244

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2025

● Enhanced Product : SN74LV8T244-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jun-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLV8T244QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1
SN74LV8T244QDGSRQ1	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74LV8T244QPWRQ1	TSSOP	PW	20	3000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 24-Jun-2025



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLV8T244QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0
SN74LV8T244QDGSRQ1	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74LV8T244QPWRQ1	TSSOP	PW	20	3000	353.0	353.0	32.0

2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.





#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated