







SN74LV2T74-EP

SCLS986 - NOVEMBER 2023

SN74LV2T74-EP Enhanced Product, Dual D-Type Flip-Flop With Integrated Translation

1 Features

- Wide operating range of 1.8 V to 5.5 V
- Single-supply voltage translator (refer to LVxT Enhanced Input Voltage):
 - Up translation:
 - 1.2 V to 1.8 V
 - 1.5 V to 2.5 V
 - 1.8 V to 3.3 V
 - 3.3 V to 5.0 V
 - Down translation:
 - 5.0 V, 3.3 V, 2.5 V to 1.8 V
 - 5.0 V. 3.3 V to 2.5 V
 - 5.0 V to 3.3 V
- 5.5-V tolerant input pins
- Supports standard pinouts
- Up to 150 Mbps with 5-V or 3.3-V V_{CC}
- Latch-up performance exceeds 250 mA per JESD 17
- Supports defense, aerospace, and medical applications:
 - Controlled baseline
 - One assembly and test site
 - One fabrication site
 - Extended product life cycle
 - Product traceability

2 Applications

- Convert a momentary switch to a toggle switch
- Hold a signal during controller reset
- Input slow edge-rate signals
- Operate in noisy environments
- Divide a clock signal by two

3 Description


The SN74LV2T74-EP contains two independent Dtype positive-edge-triggered flip-flops. A low level at the preset (PRE) input sets the output high. A low level at the clear (CLR) input resets the output low. Preset and clear functions are asynchronous and not dependent on the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs (Q, \overline{Q}) on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the input clock (CLK) signal. Following the hold-time interval, data at the data (D) input can be changed without affecting the levels at the outputs (Q, \overline{Q}) . The output level is referenced to the supply voltage (V_{CC}) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output).

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE (NOM)(3)
SN74LV2T74-EP	PW (TSSOP, 14)	5.00 mm × 6.40 mm	5.00 mm × 4.40 mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Simplified Logic Diagram (Positive Logic)



Table of Contents

1 Features	7.3 Feature Description11
2 Applications1	7.4 Device Functional Modes14
3 Description1	8 Application and Implementation15
4 Pin Configuration and Functions3	8.1 Application Information
5 Specifications4	8.2 Typical Application15
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations17
5.2 ESD Ratings4	8.4 Layout18
5.3 Recommended Operating Conditions4	9 Device and Documentation Support19
5.4 Thermal Information5	9.1 Documentation Support19
5.5 Electrical Characteristics5	9.2 Receiving Notification of Documentation Updates19
5.6 Switching Characteristics5	9.3 Support Resources19
5.7 Timing Characteristics6	9.4 Trademarks19
5.8 Noise Characteristics7	9.5 Electrostatic Discharge Caution19
5.9 Typical Characteristics7	9.6 Glossary19
6 Parameter Measurement Information10	10 Revision History19
7 Detailed Description11	11 Mechanical, Packaging, and Orderable
7.1 Overview11	Information19
7.2 Functional Block Diagram11	



4 Pin Configuration and Functions




Figure 4-1. PW Package, 14-Pin TSSOP (Top View)

Table 4-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NAME	NO.	- ITPE	DESCRIPTION
1CLR	1	Input	Clear for channel 1, active low
1D	2	Input	Data for channel 1
1CLK	3	Input	Clock for channel 1, rising edge triggered
1PRE	4	Input	Preset for channel 1, active low
1Q	5	Output	Output for channel 1
1Q	6	Output	Inverted output for channel 1
GND	7	_	Ground
2Q	8	Output	Inverted output for channel 2
2Q	9	Output	Output for channel 2
2PRE	10	Input	Preset for channel 2, active low
2CLK	11	Input	Clock for channel 2, rising edge triggered
2D	12	Input	Data for channel 2
2CLR	13	Input	Clear for channel 2, active low
V _{CC}	14	_	Positive supply



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾	nput voltage range ⁽²⁾			
Vo	Voltage range applied to any outp	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾			V
Vo	Output voltage range ⁽²⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < -0.5 V		-20	mA
I _{OK}	Output clamp current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous output current through	h V _{CC} or GND		±50	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	, v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.6	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V to 2 V	1.1		
V	High lovel input veltage	V _{CC} = 2.25 V to 2.75 V	1.28		V
VІН	High-level input voltage	V _{CC} = 3 V to 3.6 V	1.45		V
V _O V _{IH} V _{IL}		V _{CC} = 4.5 V to 5.5 V	2		
	Low-Level input voltage	V _{CC} = 1.65 V to 2 V		0.5	
V		V _{CC} = 2.25 V to 2.75 V		0.65	V
V _{IH}		V _{CC} = 3 V to 3.6 V		0.75	V
		V _{CC} = 4.5 V to 5.5 V		0.85	
		V _{CC} = 1.6 V to 2 V		±3	
Io	Output current	V _{CC} = 2.25 V to 2.75 V		±7	mA
		V _{CC} = 3.3 V to 5.0 V		±15	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 1.6 V to 5.0 V		20	ns/V
T _A	Operating free-air temperature		-55	125	°C

Product Folder Links: SN74LV2T74-EP

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.4 Thermal Information

		SN74LV2T74-EP	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		14 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	147.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.4	°C/W
R _{0JB}	Junction-to-board thermal resistance	90.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	27.2	°C/W
Y_{JB}	Junction-to-board characterization parameter	90.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT COMPLETIONS	TEST CONDITIONS V		T _A = 25°C			-55°C to 125°C		
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	1.65 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
	I _{OH} = -2 mA	1.65 V to 2 V	1.28	1.7 (1)		1.21			
V_{OH}	I _{OH} = -3 mA	2.25 V to 2.75 V	2	2.4(1)		1.93			V
	I _{OH} = -5.5 mA	3 V to 3.6 V	2.6	3.08(1)		2.49			
	I _{OH} = -8 mA	4.5 V to 5.5 V	4.1	4.65 ⁽¹⁾		3.95			
	I _{OL} = 50 μA	1.65 V to 5.5 V			0.1			0.1	
	I _{OL} = 2 mA	1.65 V to 2 V		0.1 ⁽¹⁾	0.2			0.25	
V_{OL}	I _{OL} = 3 mA	2.25 V to 2.75 V		0.1(1)	0.15			0.2	V
	I _{OL} = 5.5 mA	3 V to 3.6 V		0.2(1)	0.2	-		0.25	
	I _{OL} = 8 mA	4.5 V to 5.5 V		0.3(1)	0.3			0.35	
I _I	V _I = 0 V or V _{CC}	0 V to 5.5 V			±0.1			±1	μA
I _{CC}	$V_I = 0 \text{ V or } V_{CC}, I_O = 0;$ open on loading	1.65 V to 5.5 V			2			20	μΑ
Al	One input at 0.3 V or 3.4 V, other inputs at 0 or V _{CC} , I _O = 0	5.5 V			1.35			1.5	mA
Δl _{CC}	One input at 0.3 V or 1.1 V, other inputs at 0 or V_{CC} , $I_{O} = 0$	1.8 V			10			20	μA
C _I	V _I = V _{CC} or GND	5 V		4	10			10	pF
Co	V _O = V _{CC} or GND	5 V		3					pF
C _{PD}	No load, F = 1MHz	5 V		14					pF

⁽¹⁾ Typical value at nearest nominal voltage (1.8 V, 2.5 V, 3.3 V, and 5 V)

5.6 Switching Characteristics

over operating free-air temperature range; typical ratings measured at T_A = 25°C (unless otherwise noted).

PARAMETER	FROM (INPUT)	то (оитрит)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	UNIT
F _{MAX}			C _L = 15 pF	1.8 V	17.6	38.1		MHz
F _{MAX}			C _L = 50 pF	1.8 V	17.6	38.1		MHz
t _{PLH}	PRE or CLR	Q or Q	C _L = 15 pF	1.8 V		20.9	46.6	nS



5.6 Switching Characteristics (continued)

over operating free-air temperature range; typical ratings measured at T_A = 25°C (unless otherwise noted).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	UNIT
t _{PHL}	PRE or CLR	Q or Q	C _L = 15 pF	1.8 V		25.3	47.2	nS
t _{PLH}	CLK	Q or Q	C _L = 15 pF	1.8 V		15.3	33.2	nS
t _{PHL}	CLK	Q or Q	C _L = 15 pF	1.8 V		16.6	32.3	nS
t _{PLH}	PRE or CLR	Q or Q	C _L = 50 pF	1.8 V		23.2	50.2	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 50 pF	1.8 V		27.7	50.6	nS
t _{PLH}	CLK	Q or Q	C _L = 50 pF	1.8 V		17.5	37.0	nS
t _{PHL}	CLK	Q or Q	C _L = 50 pF	1.8 V		18.6	35.7	nS
F _{MAX}			C _L = 15 pF	2.5 V	23.2	50.5		MHz
F _{MAX}			C _L = 50 pF	2.5 V	23.2	50.5		MHz
t _{PLH}	PRE or CLR	Q or Q	C _L = 15 pF	2.5 V		13.3	27.1	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 15 pF	2.5 V		13.9	27.3	nS
t _{PLH}	CLK	Q or Q	C _L = 15 pF	2.5 V		8.4	20.1	nS
t _{PHL}	CLK	Q or Q	C _L = 15 pF	2.5 V		9.3	17.9	nS
t _{PLH}	PRE or CLR	Q or Q	C _L = 50 pF	2.5 V		14.8	29.3	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 50 pF	2.5 V		15.3	29.3	nS
t _{PLH}	CLK	Q or Q	C _L = 50 pF	2.5 V		9.9	22.5	nS
t _{PHL}	CLK	Q or Q	C _L = 50 pF	2.5 V		10.4	19.9	nS
F _{MAX}			C _L = 15 pF	3.3 V	34.3	56.7		MHz
F _{MAX}			C _L = 50 pF	3.3 V	34.3	56.7		MHz
t _{PLH}	PRE or CLR	Q or Q	C _L = 15 pF	3.3 V		9.8	19.2	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 15 pF	3.3 V		10.1	19.2	nS
t _{PLH}	CLK	Q or Q	C _L = 15 pF	3.3 V		6.1	14.5	nS
t _{PHL}	CLK	Q or Q	C _L = 15 pF	3.3 V		6.8	12.4	nS
t _{PLH}	PRE or CLR	Q or Q	C _L = 50 pF	3.3 V		10.9	20.8	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 50 pF	3.3 V		11.1	20.7	nS
t _{PLH}	CLK	Q or Q	C _L = 50 pF	3.3 V		7.2	16.4	nS
t _{PHL}	CLK	Q or Q	C _L = 50 pF	3.3 V		7.6	14.0	nS
F _{MAX}			C _L = 15 pF	5 V	42.8	66.2		MHz
F _{MAX}			C _L = 50 pF	5 V	42.8	59.4		MHz
t _{PLH}	PRE or CLR	Q or Q	C _L = 15 pF	5 V		7.0	12.8	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 15 pF	5 V		6.9	12.7	nS
t _{PLH}	CLK	Q or Q	C _L = 15 pF	5 V		5.0	9.8	nS
t _{PHL}	CLK	Q or Q	C _L = 15 pF	5 V		5.3	9.1	nS
t _{PLH}	PRE or CLR	Q or Q	C _L = 50 pF	5 V		7.8	14.0	nS
t _{PHL}	PRE or CLR	Q or Q	C _L = 50 pF	5 V		7.8	13.7	nS
t _{PLH}	CLK	Q or Q	C _L = 50 pF	5 V		5.7	11.2	nS
t _{PHL}	CLK	Q or Q	C _L = 50 pF	5 V		5.9	10.0	nS

5.7 Timing Characteristics

over operating free-air temperature range; typical ratings measured at T_A = 25°C (unless otherwise noted).

PARAMETER	DESCRIPTION	CONDITION	V _{CC}	MIN MAX	UNIT
t _w	Pulse Duration	PRE or CLR low	1.8 V	9	nS
t _w	Pulse Duration	CLK high or low	1.8 V	9	nS

Product Folder Links: SN74LV2T74-EP



5.7 Timing Characteristics (continued)

over operating free-air temperature range; typical ratings measured at $T_A = 25$ °C (unless otherwise noted).

PARAMETER	DESCRIPTION	CONDITION	V _{CC}	MIN MAX	UNIT
t _{su}	Setup time before CLK↑	Data	1.8 V	9	nS
t _{su}	Setup time before CLK↑	PRE or CLR inactive	1.8 V	7	nS
t _h	Hold time	Data after CLK↑	1.8 V	0.5	nS
t _w	Pulse Duration	PRE or CLR low	2.5 V	8	nS
t _w	Pulse Duration	CLK high or low	2.5 V	8	nS
t _{su}	Setup time before CLK↑	Data	2.5 V	8	nS
t _{su}	Setup time before CLK↑	PRE or CLR inactive	2.5 V	6	nS
t _h	Hold time	Data after CLK↑	2.5 V	0.5	nS
t _w	Pulse Duration	PRE or CLR low	3.3 V	7	nS
t _w	Pulse Duration	CLK high or low	3.3 V	7	nS
t _{su}	Setup time before CLK↑	Data	3.3 V	7	nS
t _{su}	Setup time before CLK↑	PRE or CLR inactive	3.3 V	5	nS
t _h	Hold time	Data after CLK↑	3.3 V	0.5	nS
t _w	Pulse Duration	PRE or CLR low	5.0 V	5	nS
t _w	Pulse Duration	CLK high or low	5.0 V	5	nS
t _{su}	Setup time before CLK↑	Data	5.0 V	5	nS
t _{su}	Setup time before CLK↑	PRE or CLR inactive	5.0 V	3	nS
t _h	Hold time	Data after CLK↑	5.0 V	0.5	nS

5.8 Noise Characteristics

VCC = 5 V, CL = 50 pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		1	1.2	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.8	-0.3		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4	5		V
V _{IH(D)}	High-level dynamic input voltage	2.1			V
V _{IL(D)}	Low-level dynamic input voltage			0.5	V

5.9 Typical Characteristics

T_A = 25°C (unless otherwise noted)




Figure 5-1. Supply Current Across Input Voltage 1.8-V and 2.5-V Supply





Figure 5-2. Supply Current Across Input Voltage 3.3-V and 5.0-V Supply

5.9 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)





5.9 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)




Figure 5-9. Output Voltage vs Current in LOW State; 3.3-V Supply




Figure 5-10. Output Voltage vs Current in HIGH State; 2.5-V Supply




Figure 5-11. Output Voltage vs Current in LOW State; 2.5-V




Figure 5-12. Output Voltage vs Current in HIGH State; 1.8-V Supply




Figure 5-13. Output Voltage vs Current in LOW State; 1.8-V Supply




6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω .


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs



(1) The greater between t_{PLH} and t_{PHL} is the same as $t_{\text{pd}}.$

Figure 6-2. Voltage Waveforms Propagation Delays



(1) The greater between t_r and t_f is the same as t_t .

Figure 6-3. Voltage Waveforms, Input and Output Transition Times

Submit Document Feedback



7 Detailed Description

7.1 Overview

Figure 7-1 shows the SN74LV2T74-EP. As the SN74LV2T74-EP is a dual D-Type positive-edge-triggered flip-flop with clear and preset, the following diagram describes one of the two device flip-flops.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic) for One Channel of SN74LV2T74-EP

7.3 Feature Description

7.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

7.3.2 Clamp Diode Structure

The outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only as shown in Figure 7-2.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.






Figure 7-2. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.3 LVxT Enhanced Input Voltage

The SN74LV2T74-EP belongs to Tl's LVxT family of logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage (V_{CC}), as described in the *Electrical Characteristics* table. For proper functionality, input signals must remain at or below the specified $V_{IH(MIN)}$ level for a HIGH input state, and at or below the specified $V_{IL(MAX)}$ for a LOW input state. Figure 7-3 shows the typical V_{IH} and V_{IL} levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10-k\Omega$ resistor is recommended and will typically meet all requirements.




Figure 7-3. LVxT Input Voltage Levels

Product Folder Links: SN74LV2T74-EP



7.3.3.1 Down Translation

Signals can be translated down using the SN74LV2T74-EP. The voltage applied at the V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state. As shown in Figure 7-3, ensure that the input signals in the HIGH state are between $V_{IH(MIN)}$ and 5.5 V, and input signals in the LOW state are lower than $V_{IL(MAX)}$.

As shown in Figure 7-4 for example, the standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V V_{CC} .

Down Translation Combinations are as follows:

- 1.8-V V_{CC} Inputs from 2.5 V, 3.3 V, and 5.0 V
- 2.5-V V_{CC} Inputs from 3.3 V and 5.0 V
- 3.3-V V_{CC} Inputs from 5.0 V

7.3.3.2 Up Translation

Input signals can be up translated using the SN74LV2T74-EP. The voltage applied at V_{CC} will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately V_{CC} in the HIGH state, and 0 V in the LOW state.

The inputs have reduced thresholds that allow for input HIGH state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a $V_{IH(MIN)}$ of 3.5 V. For the SN74LV2T74-EP, $V_{IH(MIN)}$ with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

As shown in Figure 7-4, ensure that the input signals in the HIGH state are above $V_{IH(MIN)}$ and input signals in the LOW state are lower than $V_{IL(MAX)}$.

Up Translation Combinations are as follows:

- 1.8-V V_{CC} Inputs from 1.2 V
- 2.5-V V_{CC} Inputs from 1.8 V
- 3.3-V V_{CC} Inputs from 1.8 V and 2.5 V
- 5.0-V V_{CC} Inputs from 2.5 V and 3.3 V




Figure 7-4. LVxT Up and Down Translation Example



7.4 Device Functional Modes

Table 7-1 lists the functional modes of the SN74LV2T74-EP.

Table 7-1. Function Table

	INPUT	OUTPUTS ⁽¹⁾			
PRE	CLR	CLK	D	Q	Q
L	Н	X	Х	Н	L
Н	L	X	Х	L	Н
L	L	X	Х	H ⁽¹⁾	H ⁽¹⁾
Н	н	†	Н	н	L
Н	н	†	L	L	Н
Н	Н	L	X	Q_0	\overline{Q}_0

(1) H = high voltage level, L = low voltage level, X = do not care, Z = high impedance

Ibmit Document Feedback

Product Folder Links: SN74LV2T74-EP

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

Toggle switches are typically large, mechanically complex, and relatively expensive. It is desirable to use a momentary switch instead because they are small, mechanically simple, and cost less. Some systems require the functionality of a toggle switch, but are space or cost constrained and must use a momentary switch instead. External Schmitt-trigger buffers are used to remove noisy inputs into the (CLK) and (D) inputs.

If the data input (D) of the SN74LV2T74-EP is tied to the inverted output (\overline{Q}), then each clock pulse will cause the value at the output (Q) to toggle. The momentary switch can be debounced and directly connected to the clock input (CLK) to toggle the output.

8.2 Typical Application




Figure 8-1. Typical Application Block Diagram

8.2.1 Design Requirements

8.2.1.1 Input Considerations

Input signals must cross to be considered a logic LOW, and to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV2T74-EP (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.2 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

8.2.1.3 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV2T74-EP plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV2T74-EP plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV2T74-EP can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV2T74-EP can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation* application note.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices application note.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.


Product Folder Links: SN74LV2T74-EP

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; by design, however, it will
 optimize performance. This can be accomplished by providing short, appropriately sized traces from the
 SN74LV2T74-EP to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)}) \Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

8.2.3 Application Curves

Figure 8-2 shows an example of a single button press bouncing and causing the output to toggle multiple times. This will cause issues in the desired application. Figure 8-3 shows 4 button presses with an added debounce circuit, fixing the unwanted toggling and allowing for proper toggle switch operation.



8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.



8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

8.4.1.1 Layout Example




Figure 8-4. Layout Example of the SN74LV2T74-EP



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

DATE	REVISION	NOTES			
November 2023	*	Initial Release			

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com

18-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LV2T74PWREP	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV274EP
SN74LV2T74PWREP.A	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV274EP
V62/24609-01XE	Active	Production	TSSOP (PW) 14	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LV274EP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV2T74-EP:

Catalog: SN74LV2T74

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Oct-2025

Automotive : SN74LV2T74-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV2T74PWREP	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN74LV2T74PWREP	TSSOP	PW	14	3000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025