







**SN74LV245A** SCLS382R - SEPTEMBER 1997 - REVISED JULY 2023

# SN74LV245A Octal Bus Transceivers With 3-State Outputs

#### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> operation
- Maximum t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (output ground bounce) <0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot)  $>2.3 \text{ V at V}_{CC} = 3.3 \text{ V, T}_{A} = 25^{\circ}\text{C}$
- Support mixed-mode voltage operation on all ports
- I<sub>off</sub> supports partial-power-down mode operation
- Latch-up performance exceeds 250 mA per JESD
- ESD protection exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers
- LED displays
- **Network switches**
- Telecom infrastructure
- Motor drivers
- I/O expanders


### 3 Description

These octal bus transceivers are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

### Package Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	DB (SSOP, 20)	7.20 mm × 5.30 mm
	DGV (TVSOP, 20)	5.00 mm × 4.40 mm
	PW (TSSOP, 20)	6.50 mm × 4.40 mm
	RGY (VQFN, 20)	4.50 mm × 3.50 mm
SN74LV245A	DW (SOIC, 20)	12.80 mm × 7.50 mm
3N74LV243A	RKS (VQFN, 20)	4.50 mm × 2.50 mm
	DGS (VSSOP, 20)	5.10 mm × 3.00 mm
	DW (SOIC, 20)	12.80 mm × 7.50 mm
	N (PDIP, 20)	24.33 mm × 6.35 mm
	NS (SO, 20)	12.60 mm × 5.30 mm

For all available packages, see the package option addendum at the end of the data sheet.



**Simplified Schematic** 



## **Table of Contents**

3 Description       1       8.3 Feature Description       10         5 Pin Configuration and Functions       3       8.4 Device Functional Modes       10         6 Specifications       4       9 Application and Implementation       11         6.1 Absolute Maximum Ratings       4       9.1 Application Information       11         6.2 ESD Ratings       4       9.2 Typical Application       11         6.3 Recommended Operating Conditions       5       9.3 Power Supply Recommendations       12         6.4 Thermal Information       5       6.5 Electrical Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V       6         6.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V       7       10.1 Receiving Notification of Documentation Updates       13         6.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V       7       10.3 Trademarks       13         6.9 Noise Characteristics       7       10.4 Electrostatic Discharge Caution       13         6.10 Operating Characteristics       7       10.5 Glossary       13         6.11 Typical Characteristics       7       10.5 Glossary       13         7 Parameter Measurement Information       9       10       10       10         8 Detailed Description       10       10       10       10       10	1 Features1	8.1 Overview10
5 Pin Configuration and Functions.38.4 Device Functional Modes.106 Specifications.49 Application and Implementation.116.1 Absolute Maximum Ratings.49.1 Application Information.116.2 ESD Ratings.49.2 Typical Application.116.3 Recommended Operating Conditions.59.3 Power Supply Recommendations.126.4 Thermal Information.59.4 Layout.126.5 Electrical Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V.610 Device and Documentation Support.136.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V.610.1 Receiving Notification of Documentation Updates.136.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V.710.2 Support Resources.136.9 Noise Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V.710.3 Trademarks.136.10 Operating Characteristics.710.4 Electrostatic Discharge Caution.136.11 Typical Characteristics.811 Mechanical, Packaging, and Orderable7 Parameter Measurement Information.9138 Detailed Description.10  4  Changes from Revision Q (April 2023) to Revision R (July 2023)  Page  • Updated RθJA values: DB = 94.6 to 113.1, DW = 77.5 to 96.2, NS = 76.6 to 101.1; Updated DB, DW, and PW packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W5Changes from Revision P (December 2022) to Revision Q (April 2023)Page  • Added DGS package information.1• Updated Package Information table.1Changes from Revision O (September 2014) to Revision P (Dece	2 Applications	8.2 Functional Block Diagram10
6 Specifications	3 Description	8.3 Feature Description10
6.1 Absolute Maximum Ratings	5 Pin Configuration and Functions3	8.4 Device Functional Modes10
6.2 ESD Ratings	6 Specifications4	9 Application and Implementation11
6.2 ESD Ratings	6.1 Absolute Maximum Ratings4	9.1 Application Information11
6.4 Thermal Information		9.2 Typical Application11
6.4 Thermal Information	6.3 Recommended Operating Conditions5	9.3 Power Supply Recommendations12
6.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V	6.4 Thermal Information5	
6.7 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V	6.5 Electrical Characteristics6	10 Device and Documentation Support13
6.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V	6.6 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V6	10.1 Receiving Notification of Documentation Updates 13
6.8 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V		
6.9 Noise Characteristics		
6.10 Operating Characteristics		
6.11 Typical Characteristics	6.10 Operating Characteristics7	
7 Parameter Measurement Information		
8 Detailed Description		
Changes from Revision Q (April 2023) to Revision R (July 2023)Page• Updated RθJA values: DB = 94.6 to 113.1, DW = 77.5 to 96.2, NS = 76.6 to 101.1; Updated DB, DW, and PW packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W	8 Detailed Description10	
<ul> <li>Updated RθJA values: DB = 94.6 to 113.1, DW = 77.5 to 96.2, NS = 76.6 to 101.1; Updated DB, DW, and PW packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W</li></ul>	4 Changes from Revision O (April 2023) to Revision R	(July 2023) Page
packages for RθJC(top), RθJB, ΨJT, ΨJB, and RθJC(bot), all values in °C/W		· · · · · · · · · · · · · · · · · · ·
Changes from Revision P (December 2022) to Revision Q (April 2023)  Added DGS package information		o to 96.2, $NS = 76.6$ to $T0T.T$ ; Updated DB, DVV, and PVV
<ul> <li>Added DGS package information</li></ul>	nockages for DOIC/fon) DOID WILL WID and DOIC	// · · · · · · · · · · · · · · · · · ·
<ul> <li>Added DGS package information</li></ul>	packages for RedC(top), RedD, 401, 40B, and RedC	(bot), all values in °C/W5
<ul> <li>Updated Package Information table</li></ul>		0 (4 11 2000)
Changes from Revision O (September 2014) to Revision P (December 2022)  • Updated the numbering format for tables, figures, and cross-references throughout the document	Changes from Revision P (December 2022) to Revisi	on Q (April 2023) Page
Updated the numbering format for tables, figures, and cross-references throughout the document	Changes from Revision P (December 2022) to Revisi  Added DGS package information	on Q (April 2023) Page
	Changes from Revision P (December 2022) to Revisi  Added DGS package information	on Q (April 2023) Page
Added RKS package information	Changes from Revision P (December 2022) to Revisi  Added DGS package information  Updated Package Information table	on Q (April 2023) Page
	Changes from Revision P (December 2022) to Revision Added DGS package information	on Q (April 2023) Page



# **5 Pin Configuration and Functions**




Figure 5-1. SN74LV245A: DB, DGV, DW, N, NS, PW or DGS, 20-Pin SSOP, TVSOP, SOIC, PDIP, SO, TSSOP, or VSSOP (Top View)




Figure 5-2. SN74LV245A: RGY or RKS Package, 20-Pin VQFN (Top View)

Table 5-1. Pin Functions

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION .
NAME	NO.	- ITPE(")	DESCRIPTION
DIR	1	I	Direction Pin
A1	2	I/O	A1 I/O
A2	3	I/O	A2 I/O
A3	4	I/O	A3 I/O
A4	5	I/O	A4 I/O
A5	6	I/O	A5 I/O
A6	7	I/O	A6 I/O
A7	8	I/O	A7 I/O
A8	9	I/O	A8 I/O
GND	10	_	Ground Pin
B8	11	I/O	B8 I/O
B7	12	I/O	B7 I/O
B6	13	I/O	B6 I/O
B5	14	I/O	B5 I/O
B4	15	I/O	B4 I/O
B3	16	I/O	B3 I/O
B2	17	I/O	B2 I/O
B1	18	I/O	B1 I/O
ŌĒ	19	I	Output Enable
V <sub>CC</sub>	20	_	Power Pin

(1) I = input, O = output



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
Vı	Input voltage range	Except I/O ports <sup>(2)</sup>	-0.5	7	V
V <sub>I</sub>	input voitage range	I/O ports <sup>(2) (3)</sup>	-0.5	7	V
Vo	Voltage range applied to any output in the hig	-0.5	7	V	
Vo	Output voltage range applied in the high or lo	ow state <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±35	mA
	Continuous current through V <sub>CC</sub> or GND		±70	mA	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	-65	150	°C
V	V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

<sup>2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 5.5-V maximum.



# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			SN74LV245/	4			
			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5				
,	Lligh level input veltage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V		
/ <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V		
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7				
		V <sub>CC</sub> = 2 V		0.5			
,	Low lovel input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> × 0.3	V		
/ <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V		
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3			
/ <sub>I</sub>	Input voltage		0	5.5	V		
/ <sub>0</sub>	Output voltage	High or low state	0	V <sub>CC</sub>	V		
0	Output voltage	3-state	0	5.5	V		
		V <sub>CC</sub> = 2 V		-50	μΑ		
	High-level output current	V <sub>CC</sub> = 2.3 V to 2.7 V		-2			
ОН	rigii-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-8	mA		
		V <sub>CC</sub> = 4.5 V to 5.5 V		-16			
		V <sub>CC</sub> = 2 V		50	μA		
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V to 2.7 V		2			
OL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8	mA		
		V <sub>CC</sub> = 4.5 V to 5.5 V		16			
		V <sub>CC</sub> = 2.3 V to 2.7 V		200			
∆t/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100	-		
		V <sub>CC</sub> = 4.5 V to 5.5 V		20			
Γ <sub>A</sub>	Operating free-air temperature	,	-40	125	°C		

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### **6.4 Thermal Information**

					SN74LV2	45A				
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	NS	PW	RGY	RKS	DGS	UNIT
		20 PINS								
$R_{\theta JA}$	Junction-to-ambient thermal resistance	113.1	114.8	96.2	101.1	101.5	34.1	67.7	118.4	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	72.9	30.1	63.6	67	35.6	38.4	72.4	57.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	67.9	56.3	64.7	66.1	52.5	12.0	40.4	73.1	
Ψлт	Junction-to-top characterization parameter	39.3	0.9	40.5	37.6	2.2	0.8	10.3	5.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.5	55.6	64.3	65.8	52.0	12.0	40.4	72.7	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	7.1	24.1	_	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



### **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>cc</sub>		to 85°C LV245A		to 125°C ILV245A	UNIT	
				MIN	TYP MA	X MIN	TYP MAX		
		I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1			
V <sub>OH</sub>		$I_{OH} = -2 \text{ mA}$	2.3 V	2		2		\ v	
		I <sub>OH</sub> = –8 mA	3 V	2.48		2.48		1	
		I <sub>OH</sub> = -16 mA	4.5 V	3.8		3.8		1	
		I <sub>OL</sub> = 50 μA	2 V to 5.5 V		0	1	0.1		
V <sub>OL</sub>		I <sub>OL</sub> = 2 mA	2.3 V		0	4	0.4	V	
		I <sub>OL</sub> = 8 mA	3 V		0.4	4	0.44	Ī	
		I <sub>OL</sub> = 16 mA	4.5 V		0.5	5	0.5		
I	Control inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		ź	1	±1	μА	
I <sub>OZ</sub>	A or B port	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		1	5	±5	μА	
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		2	0	20	μA	
I <sub>off</sub>		$V_1$ or $V_0 = 0$ to 5.5 V	0			5	Ę	μА	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3			pF	
Ci	Control inputs	AI - ACC OL GIAD	5 V		3			] Pr	
C	A or B port	$V_O = V_{CC}$ or GND	3.3 V		5.5				
C <sub>io</sub>	A or B port	AO - ACC OL GIAD	5 V		5.5			pF	

# 6.6 Switching Characteristics, $V_{CC}$ = 2.5 V $\pm$ 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C			–40°C to 85°C		-40°C to 125°C		UNIT
PARAMETER	(INPUT) (	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A or B	B or A			8.3	13	1	15	1	17	
t <sub>en</sub>	ŌĒ	A or B	C <sub>L</sub> = 15 pF		11.8	19.9	1	22	1	24	ns
t <sub>dis</sub>	ŌĒ	A or B			11.8	18.1	1	20	1	22	
t <sub>pd</sub>	A or B	B or A			11.2	15.9	1	18	1	21	
t <sub>en</sub>	ŌĒ	A or B	C <sub>L</sub> = 50 pF		14.1	22.7	1	26	1	28	no
t <sub>dis</sub>	ŌĒ	A or B	СL – 30 рг		17.6	23.1	1	25	1	27	ns
t <sub>sk(o)</sub>						2		2			



# 6.7 Switching Characteristics, $V_{CC}$ = 3.3 V $\pm$ 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM TO		LOAD	T,	A = 25°C		-40°C to	85°C	-40°C to 12	5°C	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>pd</sub>	A or B	B or A			5.9	8.4	1	10	1	11	
t <sub>en</sub>	ŌĒ	A or B	C <sub>L</sub> = 15 pF	·	8.2	13.2	1	15.5	1	16.5	ns
t <sub>dis</sub>	ŌĒ	A or B			9.6	16.5	1	19.5	1	20.5	
t <sub>pd</sub>	A or B	B or A		·	7.9	11.9	1	13.5	1	14.5	
t <sub>en</sub>	ŌĒ	A or B	C = 50 pE		9.9	16.7	1	19	1	20	ns
t <sub>dis</sub>	ŌĒ	A or B	$C_L = 50 \text{ pF}$		13.9	19.8	1	22	1	23	115
t <sub>sk(o)</sub>						1.5		1.5			

# 6.8 Switching Characteristics, $V_{CC}$ = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

	FROM	то	LOAD		T <sub>A</sub> = 25°C			85°C	-40°C to 12	25°C	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A or B	B or A			4.3	5.5	1	6.5	1	7	
t <sub>en</sub>	ŌĒ	A or B	C <sub>L</sub> = 15 pF		5.7	8.5	1	10	1	10.5	ns
t <sub>dis</sub>	ŌĒ	A or B			7.8	12.8	1	14.2	1	14.7	
t <sub>pd</sub>	A or B	B or A			5.6	7.5	1	8.5	1	9	
t <sub>en</sub>	ŌĒ	A or B	$C_1 = 50 \text{ pF}$		7	10.6	1	12	1	12.5	no
t <sub>dis</sub>	ŌĒ	A or B	CL = 30 bi		10.9	14.7	1	16	1	16.5	ns
t <sub>sk(o)</sub>						1		1			

### **6.9 Noise Characteristics**

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ 

	DADAMETED	SN7	SN74LV245A					
	PARAMETER	MIN	TYP	MAX	UNIT			
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V			
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.4	-0.8	V			
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V			
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V			
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V			


# **6.10 Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CO	NDITIONS	V <sub>CC</sub>	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 10 MHz	3.3 V	20	pF
	Power dissipation capacitance			I - 10 IVIDZ	5 V	25	




# **6.11 Typical Characteristics**





#### 7 Parameter Measurement Information



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \,\Omega$ ,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. tpHL and tpLH are the same as tod.
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms



## **8 Detailed Description**

### 8.1 Overview

The SN74LV245A devices are designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

### 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

- Allows down voltage translation from 5 V to 3.3 V
  - Inputs accept voltage levels up to 5.5 V
- · Slow edge rates minimize output ringing

#### 8.4 Device Functional Modes

**Table 8-1. Function Table** 

INF	PUTS	OPERATION				
ŌĒ	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

Submit Document Feedback



## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV245A is a low-drive CMOS device that can be used for a multitude of bus-interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5~V at any valid  $V_{CC}$  making the device ideal for down translation.

#### 9.2 Typical Application




Figure 9-1. Typical Application Schematic


#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention, because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive, but the high drive will also create faster edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - Rise time and fall time specifications, see (Δt/ΔV) in Recommended Operating Conditions table.
  - Specified high and low levels, see (V<sub>IH</sub> and V<sub>IL</sub>) in *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant, allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend output conditions:
  - Load currents should not exceed 35 mA per output and 70 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 9.2.3 Application Curves



### 9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu F$  is recommended and if there are multiple  $V_{CC}$  terminals then 0.01  $\mu F$  or 0.022  $\mu F$  is recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu F$  and 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9.4 Layout

#### 9.4.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 9-3 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they cannot float when disabled.

#### 9.4.2 Layout Example




Figure 9-3. Layout Diagram



# 10 Device and Documentation Support

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

31-Oct-2025

#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LV245ADBR	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ADBR.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ADGSR	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L245A
SN74LV245ADGSR.A	Active	Production	VSSOP (DGS)   20	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L245A
SN74LV245ADGVR	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ADGVR.A	Active	Production	TVSOP (DGV)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ADW	Obsolete	Production	SOIC (DW)   20	-	-	Call TI	Call TI	-40 to 125	LV245A
SN74LV245ADWR	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ADWR.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ANSR	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV245A
SN74LV245ANSR.A	Active	Production	SOP (NS)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV245A
SN74LV245APW	Obsolete	Production	TSSOP (PW)   20	-	=	Call TI	Call TI	-40 to 125	LV245A
SN74LV245APWR	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245APWR.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245APWRE4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245APWRG3	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245APWRG3.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245APWRG4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245APWRG4.A	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ARGYR	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV245A
SN74LV245ARGYR.A	Active	Production	VQFN (RGY)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV245A
SN74LV245ARKSR	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV245A
SN74LV245ARKSR.A	Active	Production	VQFN (RKS)   20	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV245A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



## PACKAGE OPTION ADDENDUM

www.ti.com 31-Oct-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 24-Jul-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV245ADGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74LV245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV245ADWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74LV245ANSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV245APWRG3	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV245APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV245APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
SN74LV245ARKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com 24-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV245ADBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74LV245ADGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74LV245ADGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74LV245ADWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74LV245ADWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74LV245ANSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74LV245APWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LV245APWRG3	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LV245APWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LV245APWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74LV245ARGYR	VQFN	RGY	20	3000	353.0	353.0	32.0
SN74LV245ARKSR	VQFN	RKS	20	3000	210.0	185.0	35.0



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.





#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025