





2 Description





SN74LV125AT

SCES629B - MAY 2005 - REVISED JULY 2023

SN74LV125AT Quadruple Bus Buffer Gates With 3-State Outputs

1 Features


- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V_{CC} Operation
- Typical t_{pd} of 3.8 ns at 5 V
- Typical \dot{V}_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2.3 V at V_{CC} = 5 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD


The SN74LV125AT is a quadruple bus buffer gate. This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high.

Package Information

| PART NUMBER | PACKAGE ¹ | PACKAGE SIZE ² | |
|-------------|----------------------|---------------------------|--|
| | RGY (VQFN, 14) | 3.50 mm x 3.50 mm | |
| | D (SOIC, 14) | 8.65 mm × 6 mm | |
| SN74LV125AT | NS (SO, 14) | 10.20 mm x 7.8 mm | |
| | DB (SSOP, 14) | 6.20 mm x 7.8 mm | |
| | PW (TSSOP, 14) | 5.00 mm x 6.4 mm | |

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.





Simplified Schematic



Table of Contents

| 1 Features | 1 | 6 Parameter Measurement Information | 8 |
|--------------------------------------|---|---|----|
| 2 Description | 1 | 7 Detailed Description | 9 |
| 3 Revision History | 2 | 7.1 Overview | |
| 4 Pin Configuration and Functions | | 7.2 Functional Block Diagram | 9 |
| 5 Specifications | 4 | 7.3 Device Functional Modes | 9 |
| 5.1 Absolute Maximum Ratings | | 8 Device and Documentation Support | 10 |
| 5.2 ESD Ratings | | 8.1 Documentation Support | |
| 5.3 Recommended Operating Conditions | 5 | 8.2 Receiving Notification of Documentation Updates | 10 |
| 5.4 Thermal Information | 5 | 8.3 Support Resources | 10 |
| 5.5 Electrical Characteristics | 6 | 8.4 Trademarks | |
| 5.6 Switching Characteristics | 6 | 8.5 Electrostatic Discharge Caution | 10 |
| 5.7 Noise Characteristics | 6 | 8.6 Glossary | |
| 5.8 Operating Characteristics | 7 | 9 Mechanical, Packaging, and Orderable Information | |

3 Revision History


Changes from Revision A (May 2023) to Revision B (July 2023)


Page

 Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section




4 Pin Configuration and Functions





SN74LV125A . . . RGY PACKAGE (TOP VIEW)



| | PIN | TYPE ⁽¹⁾ | DESCRIPTION |
|-----|-----------------|---------------------|-----------------------------|
| NO. | NAME | I TPE(") | DESCRIPTION |
| 1 | 1 OE | I | Output Enable 1, Active Low |
| 2 | 1A | I | 1A Input |
| 3 | 1Y | 0 | 1Y Output |
| 4 | 2 OE | I | Output Enable 2, Active Low |
| 5 | 2A | I | 2A Input |
| 6 | 2Y | 0 | 2Y Output |
| 7 | GND | _ | Ground Pin |
| 8 | 3Y | 0 | 3Y Output |
| 9 | 3A | I | 3A Input |
| 10 | 3 OE | I | Output Enable 3, Active Low |
| 11 | 4Y | 0 | 4Y Output |
| 12 | 4A | I | 4A Input |
| 13 | 4 OE | ı | Output Enable 4, Active Low |
| 14 | V _{CC} | _ | Power Pin |

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|--|---|------|-----------------------|------|
| V _{CC} | Supply voltage | | -0.5 | 7 | V |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Voltage range applied to any output in the high-im | pedance or power-off state ⁽²⁾ | -0.5 | 7 | V |
| Vo | Output voltage range ^{(2) (3)} | | -0.5 | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | ±50 | mA |
| Io | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | | ±70 | mA |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

| | | | MAX | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | | SN74LV125A | | UNIT | |
|-----------------|------------------------------------|----------------------------------|------------|-----------------|------|--|
| | | | MIN | MAX | UNII | |
| V _{CC} | Supply voltage | | 4.5 | 5.5 | V | |
| V _{IH} | High-level input voltage | V _{CC} = 4.5 V to 5.5 V | 2 | | V | |
| V _{IL} | Low-level input voltage | V _{CC} = 4.5 V to 5.5 V | | 0.8 | V | |
| VI | Input voltage | | 0 | 5.5 | V | |
| V | Output voltage | High or low state | 0 | V _{CC} | V | |
| Vo | Output voltage | 3-state | 0 | 5.5 | v | |
| I _{OH} | High-level output current | V _{CC} = 4.5 V to 5.5 V | | -16 | mA | |
| I _{OL} | Low-level output current | V _{CC} = 4.5 V to 5.5 V | | 16 | mA | |
| Δt/Δν | Input transition rise or fall rate | V _{CC} = 4.5 V to 5.5 V | | 20 | ns/V | |
| T _A | Operating free-air temperature | | -40 | 125 | °C | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

5.4 Thermal Information

| | | | ; | SN74LV125A | Γ | | |
|-----------------|--|----|----|------------|-----|-----|------|
| | THERMAL METRIC ⁽¹⁾ | D | DB | NS | PW | RGY | UNIT |
| | | | | 14 PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 86 | 96 | 76 | 113 | 47 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS V _{CC} | | T _A = 25°C | | | -40°C to 85°C | | -40°C to 125°C | | UNIT |
|----------------------|--|--|---------------|-----------------------|-----|-------|------------------|------|-------------------|------|----------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V | High-level output voltage | I _{OH} = -50 μA | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| V _{OH} | riigii-ievei output voitage | I _{OH} = -16 mA | 4.5 V | 3.8 | | | 3.8 | | 3.8 | | ' |
| V | Low-level output voltage | I _{OL} = 50 μA | 4.5 V | | 0 | 0.1 | | 0.1 | | 0.1 | V |
| V _{OL} | Low-level output voltage | I _{OL} = 16 mA | 4.5 V | | | 0.55 | | 0.55 | | 0.55 | |
| I _I | Input leakage current | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±1 | | ±1 | | ±1 | μA |
| I _{OZ} | Off-State (High-Impedance State) Output Current | V _O = V _{CC} or GND | 5.5 V | | | ±0.25 | | ±2.5 | | ±2.5 | μA |
| I _{CC} | Static supply current | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 2 | | 20 | | 20 | μA |
| ΔI _{CC} (1) | Additional static supply current | One input at 3.4 V, Other inputs at V _{CC} or GND | 5.5 V | | | 1.35 | | 1.5 | | 1.5 | |
| I _{off} | Input/Output Power-Off Leakage Current | V_I or $V_O = 0$ to 5.5 V | 0 | | | 0.5 | | 5 | | 5 | μА |
| Ci | Input capacitance | V _I = V _{CC} or GND | | | 2 | | | | | | pF |

⁽¹⁾ This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

5.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

| PARAMETER | FROM | то | LOAD | T | (= 25°C | | –40°C to | 95°C | -40°C to | 125°C | UNIT |
|--------------------|---------|----------|------------------------|-----|----------|-----|----------|------|----------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _{pd} | Α | Y | | 1.9 | 3.8 | 5.5 | 1 | 6.5 | 1 | 8.5 | |
| t _{en} | ŌĒ | Y | C _L = 15 pF | 2 | 3.6 | 5.1 | 1 | 6 | 1 | 7.5 | ns |
| t _{dis} | ŌĒ | Y | | 1.5 | 3.2 | 6.8 | 1 | 8 | 1 | 10 | |
| t _{pd} | Α | Y | | 2.9 | 5.3 | 7.5 | 1 | 8.5 | 1 | 10.5 | |
| t _{en} | ŌĒ | Y | $C_1 = 50 \text{ pF}$ | 2.8 | 5.1 | 7.1 | 1 | 8 | 1 | 9.5 | |
| t _{dis} | ŌĒ | Y | CL = 50 pr | 2.8 | 6.1 | 8.8 | 1 | 10 | 1 | 10 | ns |
| t _{sk(o)} | | | | | | 1 | | 1 | | 1 | |

5.7 Noise Characteristics

 $V_{CC} = 5 \text{ V. } C_1 = 50 \text{ pF. } T_A = 25^{\circ}\text{C}$

| | PARAMETER ⁽¹⁾ | | SN74LV125AT | | | |
|--------------------|---|-----|-------------|------|------|--|
| | PARAWETER (7) | MIN | TYP | MAX | UNIT | |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 1.1 | 1.5 | V | |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.3 | -0.8 | V | |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 3 | | V | |
| V _{IH(D)} | High-level dynamic input voltage | 2 | | | V | |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.8 | V | |

(1) Characteristics are for surface-mount packages only.




5.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = -25^{\circ}\text{C}$

| | PARAMETER | | | ONDITIONS | TYP | UNIT |
|----------|-------------------------------|-----------------|------------------------|------------|-----|------|
| C_{pd} | Power dissipation capacitance | Outputs enabled | $C_L = 50 \text{ pF},$ | f = 10 MHz | 16 | pF |



6 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis-
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 6-1. Load Circuit And Voltage Waveforms

7 Detailed Description

7.1 Overview

The SN74LV125AT is a quadruple bus buffer gate. This device features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

7.2 Functional Block Diagram




Figure 7-1. Logic Diagram (Positive Logic)

7.3 Device Functional Modes

Table 7-1. Function Table (Each Buffer)

| INPU | TS ⁽¹⁾ | OUTPUT ⁽²⁾ |
|------|-------------------|-----------------------|
| ŌĒ | Α | Υ |
| L | Н | Н |
| L | L | L |
| Н | X | Z |

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

| | PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|---|------------|----------------|--------------|---------------------|------------------|---------------------|--|
| S | N74LV125AT | Click here | Click here | Click here | Click here | Click here | |

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

9-Nov-2025

www.ti.com

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking |
|-----------------------|----------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|--------------|
| | (1) | (2) | | | (3) | (4) | (5) | | (6) |
| SN74LV125ATD | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 85 | LV125AT |
| SN74LV125ATDBR | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATDBR.A | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATDR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATNSR | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATNSR.A | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATPWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATPWR.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LV125AT |
| SN74LV125ATPWT | Obsolete | Production | TSSOP (PW) 14 | - | - | Call TI | Call TI | -40 to 85 | LV125AT |
| SN74LV125ATRGYR | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | VV125 |
| SN74LV125ATRGYR.A | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 85 | VV125 |
| SN74LV125ATRGYRG4 | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VV125 |
| SN74LV125ATRGYRG4.A | Active | Production | VQFN (RGY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | VV125 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LV125ATDBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74LV125ATDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LV125ATNSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.1 | 10.4 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LV125ATPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LV125ATRGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |
| SN74LV125ATRGYRG4 | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |



www.ti.com 24-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV125ATDBR | SSOP | DB | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV125ATDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| SN74LV125ATNSR | SOP | NS | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV125ATPWR | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV125ATRGYR | VQFN | RGY | 14 | 3000 | 360.0 | 360.0 | 36.0 |
| SN74LV125ATRGYRG4 | VQFN | RGY | 14 | 3000 | 360.0 | 360.0 | 36.0 |





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025