







SN74LV11A-Q1

SCES468E - JULY 2003 - REVISED JULY 2023

SN74LV11A-Q1 Automotive Triple 3-Input Positive-NAND Gate

1 Features

- Qualified for Automotive Applications
- Operation of 2-V to 5.5-V V_{CC}
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- I_{off} Supports Partial-Power-Down Mode Operation

2 Description

These triple 3-input positive-AND gates are designed for 2-V to 5.5-V V_{CC} operation.

The SN74LV11A-Q1 devices perform the Boolean function $Y = A \cdot B \cdot C$ or $Y = \overline{A + B + C}$ in positive logic.

These devices are fully specified for partial-powerdown applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Package Information

| PART NUMBER | PACKAGE ¹ | PACKAGE SIZE ² |
|--------------|----------------------|---------------------------|
| SN74LV11A-Q1 | PW (TSSOP, 14) | 5.00 mm x 6.4 mm |

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.






Table of Contents

| 1 Features1 | 5.10 Operating Characteristics |
|---|--|
| 2 Description1 | 6 Parameter Measurement Information |
| 3 Revision History2 | 7 Detailed Description |
| 4 Pin Configuration and Functions3 | 7.1 Overview |
| 5 Specifications4 | 7.2 Functional Block Diagram |
| 5.1 Absolute Maximum Ratings4 | 7.3 Device Functional Modes |
| 5.2 ESD Ratings4 | 8 Device and Documentation Support |
| 5.3 Recommended Operating Conditions4 | 8.1 Documentation Support (Analog) |
| 5.4 Thermal Information5 | 8.2 Receiving Notification of Documentation Updates9 |
| 5.5 Electrical Characteristics5 | 8.3 Support Resources |
| 5.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V5 | 8.4 Trademarks |
| 5.7 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V5 | 8.5 Electrostatic Discharge Caution |
| 5.8 Switching Characteristics, V _{CC} = 5 V ± 0.5 V6 | 8.6 Glossary |
| 5.9 Noise Characteristics6 | 9 Mechanical, Packaging, and Orderable Information |

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2023) to Revision E (July 2023)

Page

 Added Package Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



4 Pin Configuration and Functions




Figure 4-1. SN74LV11A-Q1 PW Package (Top View)

| | PIN | TYPE ⁽¹⁾ | DESCRIPTION |
|-----------------|-----|---------------------|-------------|
| NAME | NO. | ITPE | DESCRIPTION |
| 1A | 1 | I | 1A Input |
| 1B | 2 | I | 1B Input |
| 2A | 3 | I | 2A Input |
| 2B | 4 | I | 2B Input |
| 2C | 5 | I | 2C Input |
| 2Y | 6 | 0 | 2Y Output |
| 3Y | 8 | 0 | 3Y Output |
| 3A | 9 | I | 3A Input |
| 3B | 10 | I | 3B Input |
| 3C | 11 | I | 3C Input |
| 1Y | 12 | 0 | 1Y Output |
| 1C | 13 | I | 1C Input |
| GND | 7 | _ | Ground Pin |
| V _{CC} | 14 | _ | Power Pin |

⁽¹⁾ Signal Types: I = Input, O = Output.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | - | | | MIN | MAX | UNIT |
|------------------|---|--|--|------|-----------------------|------|
| V _{CC} | Supply voltage range | Supply voltage range | | | | V |
| VI | Input voltage range ⁽²⁾ | | | -0.5 | 7 | V |
| Vo | Output voltage range applied in h | Output voltage range applied in high or low state ^{(2) (3)} | | | V _{CC} + 0.5 | V |
| Vo | Output voltage range applied in p | Output voltage range applied in power-off state ⁽²⁾ | | | 7 | V |
| I _{IK} | Input clamp current | (V _I < 0) | | | -20 | mA |
| I _{OK} | Output clamp current | (V _O < 0) | | | -50 | mA |
| Io | Continuous output current | $(V_O = 0 \text{ to } V_{CC})$ | | | ±25 | mA |
| | Continuous current through V _{CC} or GND | | | | ±50 | mA |
| T _{stg} | Storage temperature | Storage temperature | | | 150 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|--------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ± 2000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|---------------------------|----------------------------------|-----------------------|-----------------------|------|
| V _{CC} | Supply voltage | | 2 | 5.5 | V |
| | | V _{CC} = 2 V | 1.5 | | |
| . , | High level input valtage | V _{CC} = 2.3 V to 2.7 V | V _{CC} × 0.7 | | V |
| V _{IH} | High level input voltage | V _{CC} = 3 V to 3.6 V | V _{CC} × 0.7 | | V |
| | | V _{CC} = 4.5 V to 5.5 V | V _{CC} × 0.7 | | |
| | | V _{CC} = 2 V | | 0.5 | |
| \/ | Low lovel input voltage | V _{CC} = 2.3 V to 2.7 V | | V _{CC} × 0.3 | V |
| V_{IL} | Low level input voltage | V _{CC} = 3 V to 3.6 V | | V _{CC} × 0.3 | V |
| | | V _{CC} = 4.5 V to 5.5 V | | V _{CC} × 0.3 | |
| V _I | Input voltage | | 0 | 5.5 | V |
| Vo | Output voltage | | 0 | V _{CC} | V |
| | | V _{CC} = 2 V | | -50 | μA |
| | High level output ourrent | V _{CC} = 2.3 V to 2.7 V | | -2 | |
| I _{OH} | High level output current | V _{CC} = 3 V to 3.6 V | | -6 | mA |
| | | V _{CC} = 4.5 V to 5.5 V | | -12 | |
| | | V _{CC} = 2 V | | 50 | μΑ |
| | Low lovel output ourrent | V _{CC} = 2.3 V to 2.7 V | | 2 | |
| I _{OL} | Low level output current | V _{CC} = 3 V to 3.6 V | | 6 | mA |
| | | V _{CC} = 4.5 V to 5.5 V | | 12 | |

Submit Document Feedback

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.



5.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN MA | X UNIT | |
|----------------|---|----------------------------------|---------------|--------|
| | | V _{CC} = 2.3 V to 2.7 V | 20 | 0 |
| Δt/Δν | $\Delta t/\Delta v$ Input transition rise and fall rate | V _{CC} = 3 V to 3.6 V | 10 | 0 ns/V |
| | | V _{CC} = 4.5 V to 5.5 V | 2 | 0 |
| T _A | Operating free-air temperature | | -40 10 | 5 °C |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004

5.4 Thermal Information

| | | SN74LV11A-Q1 | |
|-----------------|--|--------------|------|
| | THERMAL METRIC ⁽¹⁾ | PW | UNIT |
| | | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 113 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|------------------|---------------------------|---|-----------------|-----------------------|-----|------|------|
| | | I _{OH} = -50 μA | 2 V to 5.5 V | V _{CC} - 0.1 | | | |
| ., | High level autout valtage | I _{OH} = -2 mA | 2.3 V | 2 | | | V |
| V _{OH} | High-level output voltage | I _{OH} = -6 mA | 3 V | 2.48 | | | V |
| | | I _{OH} = -12 mA | 4.5 V | 3.8 | | | |
| | | I _{OL} = 50 μA | 2 V to 5.5 V | | | 0.1 | |
| | Low lovel output veltage | I _{OL} = 2 mA | 2.3 V | | | 0.4 | V |
| V _{OL} | Low-level output voltage | I _{OL} = 6 mA | 3 V | | | 0.44 | V |
| | | I _{OL} = 12 mA | 4.5 V | | | 0.55 | |
| l _l | Input leakage current | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±1 | μA |
| I _{cc} | Supply current | $V_1 = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 20 | μА |
| I _{off} | Off-state leakage current | V_I or $V_O = 0$ to 5.5 V | 0 V | | | 5 | μA |
| C _i | Input capacitance | V _I = V _{CC} or GND | 3.3 V | | 1.9 | | pF |

5.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM | то | LOAD | 7 | Γ _A = 25°C | | SN74LV1 | IA-Q1 | UNIT |
|-----------------|------------|----------|------------------------|-----|-----------------------|------|---------|-------|------|
| | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | ONIT |
| t _{pd} | A, B, or C | Y | C _L = 50 pF | | 9.9 | 17.5 | 1 | 21 | ns |

5.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (seeLoad Circuit and Voltage Waveforms)

| PARAMETER | FROM | то | LOAD | ٦ | Γ _A = 25°C | | SN74LV1 | 1A-Q1 | UNIT |
|-----------------|------------|----------|------------------------|-----|-----------------------|------|---------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | ONIT |
| t _{pd} | A, B, or C | Y | C _L = 50 pF | | 7.2 | 12.3 | 1 | 14 | ns |



5.8 Switching Characteristics, V_{CC} = 5 V \pm 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | то | LOAD | 1 | T _A = 25°C | | SN74LV1 | 1A-Q1 | UNIT |
|-----------------|-----------------|----------|------------------------|-----|-----------------------|-----|---------|-------|------|
| | | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | UNII |
| t _{pd} | A, B, or C | Y | C _L = 50 pF | | 5.4 | 7.9 | 1 | 9 | ns |

5.9 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_1 = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$

| | , <u> </u> | | | | |
|--------------------|---|------|-----|------|------|
| | PARAMETER | MIN | TYP | MAX | UNIT |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.2 | 0.8 | V |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | 0 | -0.8 | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 3.2 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2.31 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.99 | V |

⁽¹⁾ Characteristics are for surface-mount packages only.

5.10 Operating Characteristics

 $T_A = 25^{\circ}C$

| | PARAMETER | TEST C | CONDITIONS | V _{cc} | TYP | UNIT |
|-----|-------------------------------|------------------------|--------------|-----------------|------|------|
| _ | Dower dissination conscitance | C = 50 pE | f = 10 MHz | 3.3 V | 13.9 | ۲. |
| Cpd | Power dissipation capacitance | $C_L = 50 \text{ pF},$ | 1 - 10 IVIDZ | 5 V | 15.4 | pF |

Submit Document Feedback



6 Parameter Measurement Information




Figure 6-1. Load Circuit and Voltage Waveforms

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 3$ ns. $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.



7 Detailed Description

7.1 Overview

These triple 3-input positive-AND gate is designed for 2-V to 5.5-V V_{CC} operation. The SN74LV11A-Q1 device performs the Boolean function $Y = \overline{A + B + C}$ in positive logic. This devices is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

7.2 Functional Block Diagram




Figure 7-1. logic diagram, each gate (positive logic)

7.3 Device Functional Modes

Table 7-1. FUNCTION TABLE (each gate)

| | | 1000. | . 94.5 | , |
|---|----|------------|--------|---|
| | II | OUTPUT (2) | | |
| | Α | В | С | Y |
| | Н | Н | Н | Н |
| | L | Χ | Χ | L |
| İ | X | L | Χ | L |
| İ | X | X | L | L |

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support (Analog)

8.1.1 Related Documentation

Table 8-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|--------------|----------------|--------------|---------------------|---------------------|---------------------|--|
| SN74LV11A-Q1 | Click here | Click here | Click here | Click here | Click here | |

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-Oct-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|--------|---------------|-----------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------|
| SN74LV11ATPWRG4Q1 | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | LV11AT |
| SN74LV11ATPWRG4Q1.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | LV11AT |
| SN74LV11ATPWRG4Q1.B | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 105 | LV11AT |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV11A-Q1:

Catalog: SN74LV11A

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2025

• Enhanced Product : SN74LV11A-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LV11ATPWRG4Q1 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LV11ATPWRG4Q1 | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 24-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV11ATPWRG4Q1 | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV11ATPWRG4Q1 | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated