







SN74LV06A

SCES336K - MAY 2000 - REVISED MARCH 2023

SN74LV06A Hex Inverter Buffers/Drivers With Open-Drain Outputs

1 Features

- V_{CC} operation of 2 V to 5.5 V
- Max t_{pd} of 6.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Outputs are disabled during power up and power down with inputs tied to V_{CC}
- Support mixed-mode voltage operation on all ports
- I_{off} supports live insertion, partial power down mode, and back drive protection
- Latch-up performance exceeds 100 mA per JESD 78, Class II

2 Applications

- Servers
- Telecom Infrastructures
- TV Set-Top Boxes
- **UPS**
- **Printers**
- Elevators, and Escalators
- EPOS, ECR, and Cash Drawers
- Vending, Payment, Cash Machines

3 Description

These hex inverter buffers/drivers are designed for 2 V to 5.5 V V_{CC} operation.

The SN74LV06A device performs the Boolean function $Y = \overline{A}$ in positive logic.

The open-drain output require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

Package Information

| PART NUMBER ⁽¹⁾ | PACKAGE | BODY SIZE (NOM) | | | |
|----------------------------|-----------------|--------------------|--|--|--|
| | DGV (TVSOP, 14) | 3.60 mm x 4.40 mm | | | |
| | D (SOIC, 14) | 8.65 mm × 3.90 mm | | | |
| SN74LV06A | NS (SO, 14) | 10.20 mm x 5.30 mm | | | |
| | DB (SSOP, 14) | 6.20 mm x 5.30 mm | | | |
| | PW (TSSOP, 14) | 5.00 mm x 4.40 mm | | | |

For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

| 1 Features1 | 8.1 Overview | 8 | |
|--|--------------------------------------|-----|--|
| 2 Applications1 | 8.2 Functional Block Diagram | | |
| 3 Description1 | | | |
| | 8.4 Device Functional Modes | | |
| | 9 Application and Implementation | .10 | |
| | | | |
| | | | |
| 6.2 ESD Ratings4 | | | |
| 6.3 Recommended Operating Conditions4 | | | |
| 6.4 Thermal Information5 | 10 Device and Documentation Support | | |
| 6.5 Electrical Characteristics5 | 10.1 Documentation Support | | |
| 6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V5 | | | |
| | | | |
| | 10.4 Trademarks | | |
| 6.9 Noise Characteristics6 | 10.5 Electrostatic Discharge Caution | .12 | |
| 6.10 Operating Characteristics | | | |
| | | | |
| •• | Information | 12 | |
| | | | |
| 3 Description18.3 Feature Description4 Revision History28.4 Device Functional Modes5 Pin Configurations and Functions39 Application and Implementation6 Specifications49.1 Application Information6.1 Absolute Maximum Ratings49.2 Typical Application6.2 ESD Ratings49.3 Power Supply Recommendations6.3 Recommended Operating Conditions49.4 Layout6.4 Thermal Information510 Device and Documentation Support6.5 Electrical Characteristics510.1 Documentation Support6.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V510.2 Receiving Notification of Documentation Updates6.8 Switching Characteristics, V _{CC} = 5 V ± 0.5 V610.4 Trademarks | | | |
| · · · · · · · · · · · · · · · · · · · | , | _1 | |
| Epalita di actara, la year er accament and format er | | | |

Changes from Revision I (February 2015) to Revision J (January 2016)



5 Pin Configurations and Functions




Figure 5-1. SN74LV06A D, DB, DGV, NS, or PW Package (Top View)

Table 5-1. Pin Functions

| P | PIN | TYPE ⁽¹⁾ | DESCRIPTION |
|-----|-----------------|---------------------|-------------|
| NO. | NAME | ITPE\'' | DESCRIPTION |
| 1 | 1A | I | Input 1 |
| 2 | 1Y | 0 | Output 1 |
| 3 | 2A | I | Input 2 |
| 4 | 2Y | 0 | Output 2 |
| 5 | 3A | I | Input 3 |
| 6 | 3Y | 0 | Output 3 |
| 8 | 4Y | 0 | Output 4 |
| 9 | 4A | I | Input 4 |
| 10 | 5Y | 0 | Output 5 |
| 11 | 5A | I | Input 5 |
| 12 | 6Y | 0 | Output 6 |
| 13 | 6A | I | Input 6 |
| 7 | GND | GND | Ground Pin |
| 14 | V _{CC} | _ | Power Pin |

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output, GND = Ground.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT | | |
|------------------|--|-----------------------|------|-----|------|--|--|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V | | |
| VI | Input voltage range ⁽²⁾ | | -0.5 | 7 | V | | |
| Vo | Voltage range applied to any output in the high-impedance or | -0.5 | 7 | V | | | |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA | | |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA | | |
| Io | Continuous output current | $V_O = 0$ to V_{CC} | | -35 | mA | | |
| | Continuous current through V _{CC} or GND | · | | ±50 | mA | | |
| T _{stg} | Storage temperature range | -65 | 150 | °C | | | |
| T _J | Junction Temperature | Junction Temperature | | | | | |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2500 | V |
| V _(ESD) | Electrostatic discharge | Machine Model (MM), per JEDEC specification | ±200 | |
| · (ESD) | diodilarge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | | , v |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| | | | SN74LV0 | 6A | UNIT | |
|-------------------------|---|----------------------------------|-----------------------|-----------------------|------|--|
| | | | MIN | MAX | UNII | |
| V _{CC} | Supply voltage | | 2 | 5.5 | V | |
| | | V _{CC} = 2 V | 1.5 | | | |
| ., | High level input veltage | V _{CC} = 2.3 V to 2.7 V | V _{CC} × 0.7 | | V | |
| V _{IH} | nign level input voltage | V _{CC} = 3 V to 3.6 V | V _{CC} × 0.7 | | V | |
| | $V_{CC} = 2.3 \text{ V t} \\ V_{CC} = 3 \text{ V to} \\ V_{CC} = 4.5 \text{ V t} \\ \\ V_{CC} = 2.3 \text{ V to} \\ \\ V_{CC} = 2.3 \text{ V t} \\ \\ V_{CC} = 2 \text{ V} \\ \\ V_{CC} = 2.3 \text{ V t} \\ \\ V_{CC} = 3 \text{ V to} \\ \\ V_{CC} = 3 \text{ V to} \\ \\ V_{CC} = 4.5 \text{ V t} \\ \\ \\ Input \text{ voltage} \\ \\ Output \text{ voltage}$ | V _{CC} = 4.5 V to 5.5 V | V _{CC} × 0.7 | | | |
| | | V _{CC} = 2 V | | 0.5 | | |
| / _{IL} Low lev | Low level input veltage | V _{CC} = 2.3 V to 2.7 V | | V _{CC} × 0.3 | | |
| | Low level input voltage | V _{CC} = 3 V to 3.6 V | | V _{CC} × 0.3 | | |
| | | V _{CC} = 4.5 V to 5.5 V | | V _{CC} × 0.3 | | |
| V _I | Input voltage | | 0 | 5.5 | V | |
| / ₀ | Output voltage | | 0 | 5.5 | V | |
| | | V _{CC} = 2 V | | 20 | μA | |
| | Output voltage | V _{CC} = 2.3 V to 2.7 V | | 2 | | |
| OL | Low level output current | V _{CC} = 3 V to 3.6 V | | 8 | mA | |
| | | V _{CC} = 4.5 V to 5.5 V | | 16 | | |
| | | V _{CC} = 2.3 V to 2.7 V | | 200 | | |
| Δt/Δv | ∆v Input transition rise and fall rate | V _{CC} = 3 V to 3.6 V | | 100 | ns/V | |
| | | V _{CC} = 4.5 V to 5.5 V | | 20 | | |

Product Folder Links: SN74LV06A

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

over operating free-air temperature range (unless otherwise noted)(1)

| | | SN74LV0 | 6A | UNIT | |
|----------------|--------------------------------|---------|-----|------|--|
| | | MIN | MAX | ONII | |
| T _A | Operating free-air temperature | -40 | 125 | °C | |

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

6.4 Thermal Information

| | | SN74LV06A | | | | | | | | |
|-----------------------|--|---------------------------------|---------|---------|---------|---------|------|--|--|--|
| | THERMAL METRIC(1) | THERMAL METRIC ⁽¹⁾ D | | | | | UNIT | | | |
| | | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 100.6 | 112.5 | 135.2 | 95.4 | 128.7 | | | | |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 51.8 | 65.0 | 57.9 | 52.9 | 57.2 | | | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 54.9 | 59.9 | 68.3 | 51.2 | 70.7 | °C/W | | | |
| ΨЈТ | Junction-to-top characterization parameter | 25.0 | 25.0 | 9.2 | 17.9 | 9.3 | | | | |
| ΨЈВ | Junction-to-board characterization parameter | 54.7 | 59.3 | 67.6 | 53.8 | 70.0 | | | | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{cc} | SN74LV06A | | | | °C to 85° N74LV06A | | -40°C to 125°C SN74LV06A | UNIT | | | | | | | | | | |
|------------------|---|-----------------|-----------|-----|------|-----|-----------------------|------|-----------------------------|------|----|--|----|--|----|--|----|--|----|----|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | | | | | | | | | | | | |
| | I _{OL} = 50 μA | 2 V to 5.5 V | 0.1 | | 0.1 | | 0.1 | 0.1 | | | | | | | | | | | | |
| V | I _{OL} = 2 mA | 2.3 V | | | 0.4 | | | 0.4 | 0.4 | v | | | | | | | | | | |
| V _{OL} | I _{OL} = 8 mA | 3 V | 0.44 | | 0.44 | | | 0.44 | v | | | | | | | | | | | |
| | I _{OL} = 16 mA | 4.5 V | 0.55 | | 0.55 | | 0.55 0.5 | | | | | | | | | | | | | |
| I | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±1 | | ±1 | | ±1 | | ±1 | | ±1 | | ±1 | | ±1 | | ±1 | μA |
| I _{OH} | $V_{I} = V_{IL},$ $V_{OH} = V_{CC}$ | 5.5 V | | | ±2.5 | | | ±2.5 | ±2.5 | μA | | | | | | | | | | |
| Icc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | | | 20 | | | 20 | 20 | μA | | | | | | | | | | |
| I _{off} | V _I or V _O = 0 to 5.5 V | 0 | | | 5 | | | 5 | 5 | μA | | | | | | | | | | |
| C _i | V _I = V _{CC} or GND | 3.3 V | | 1.6 | | | 1.6 | | 1.6 | pF | | | | | | | | | | |

6.6 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | т | _A = 25°C | | -40°C to SN74LV | | -40°C to 12 SN74LV0 | - | UNIT |
|------------------|-----------------|----------------|------------------------|-----|---------------------|---------------------|--------------------|-------------------|------------------------|-----|------|
| | (INFOT) | (001701) | CAFACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | _ | Y | C _L = 15 pF | | 5.4 ⁽¹⁾ | 10.4 ⁽¹⁾ | 1 ⁽¹⁾ | 13 ⁽¹⁾ | 1 | 14 | |
| t _{PHL} | A | | | | 7.2 ⁽¹⁾ | 10.4 ⁽¹⁾ | 1 ⁽¹⁾ | 13 ⁽¹⁾ | 1 | 14 | ns |
| t _{PLH} | Α | Y | C _L = 50 pF | | 9.7 | 15.2 | 1 | 18 | 1 | 19 | no |
| t _{PHL} | Α | Y | | | 9.3 | 15.2 | 1 | 18 | 1 | 19 | ns |

 $^{(1) \}quad \hbox{On products compliant to MIL-PRF-38535, this parameter is not production tested.}$

6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | Т | _A = 25°C | | -40°C to SN74LV | | -40°C to 125 SN74LV06A | | UNIT |
|------------------|-----------------|----------------|------------------------|-----|---------------------|--------------------|--------------------|--------------------|---------------------------|-----|------|
| | (1141 01) | (0011 01) | OAI AOITANOL | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | А | Y | C _L = 15 pF | | 4.1 ⁽¹⁾ | 7.1 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 ⁽¹⁾ | 1 | 9.5 | no |
| t _{PHL} | А | Y | | | 4.9 ⁽¹⁾ | 7.1 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 ⁽¹⁾ | 1 | 9.5 | ns |



over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | т, | _A = 25°C | | -40°C to SN74L\ | | -40°C to SN74L\ | | UNIT |
|------------------|-----------------|----------------|------------------------|-----|---------------------|------|--------------------|-----|--------------------|-----|------|
| | (INFO1) | (001701) | CAFACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | А | Y | 0 - 50 - 5 | | 7.1 | 10.6 | 1 | 12 | 1 | 13 | |
| t _{PHL} | A | Y | C _L = 50 pF | | 6.4 | 10.6 | 1 | 12 | 1 | 13 | ns |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.8 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

operating free-air temperature range (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

| 1 3 | <u>I</u> | J (| | , (| | | | 9 | , | | |
|------------------|--------------------------|----------|------------------------|-----------------------|--------------------|--------------------|----------------------------|--------------------|-----------------------------|-----|------|
| PARAMETER | FROM TO (INPUT) (OUTPUT) | | LOAD CAPACITANCE | T _A = 25°C | | | -40°C to 85°C SN74LV06A | | -40°C to 125°C SN74LV06A | | UNIT |
| | (INPUT) | (001701) | CAFACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t _{PLH} | Α | Y | C _L = 15 pF | | 3 ⁽¹⁾ | 5.5 ⁽¹⁾ | 1 ⁽¹⁾ | 6.5 ⁽¹⁾ | 1 | 7 | ns |
| t _{PHL} | Α | Y | CL = 15 PF | | 3.3 ⁽¹⁾ | 5.5 ⁽¹⁾ | 1 ⁽¹⁾ | 6.5 ⁽¹⁾ | 1 | 7 | 115 |
| t _{PLH} | Α | Y | C = 50 pE | | 4.8 | 7.5 | 1 | 8.5 | 1 | 9 | no |
| t _{PHL} | Α | Y | $C_L = 50 pF$ | | 4.4 | 7.5 | 1 | 8.5 | 1 | 9 | ns |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

6.9 Noise Characteristics

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

| | PARAMETER ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|--------------------|---|------|------|------|------|
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.5 | 0.8 | V |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.1 | -0.8 | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 3.3 | | V |
| V _{IH(D)} | High-level dynamic input voltage | 2.31 | | | V |
| V _{IL(D)} | Low-level dynamic input voltage | | | 0.99 | V |

(1) Characteristics are for surface-mount packages only.

6.10 Operating Characteristics


 $T_A = 25^{\circ}C$


| | PARAMETER | TEST (| CONDITIONS | V _{cc} | TYP | UNIT |
|-----------------|-------------------------------|-----------------------|-------------|-----------------|-----|------|
| C . | Power dissipation capacitance | C. = 50 pE | f = 10 MHz | 3.3 V | 2.6 | pF |
| C _{pd} | Power dissipation capacitance | $C_L = 50 \text{ pF}$ | 1 - 10 WITZ | 5 V | 4.7 | |

Product Folder Links: SN74LV06A




6.11 Typical Characteristics







7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns. $t_f \leq$ 3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

These hex inverter buffers/drivers are designed for 2-V to 5.5-V V_{CC} operation.

The SN74LV06A device performs the Boolean function $Y = \overline{A}$ in positive logic.

The open-drain output require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current back-flow through the devices when they are powered down.

8.2 Functional Block Diagram



Figure 8-1. Logic Diagram (Positive Logic)



8.3 Feature Description

- · Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows up or down voltage translation
 - Inputs and outputs accept voltages to 5.5 V
- I_{off} feature
 - $-\,\,$ Allows voltages on the inputs and outputs when V_{CC} is 0 V

8.4 Device Functional Modes

Table 8-1. Function Table (Each Inverter)

| INPUT ⁽¹⁾ | OUTPUT ⁽²⁾ Y |
|----------------------|----------------------------|
| Н | L |
| L | Н |

- (1) H = High Voltage Level, L = Low Voltage Level
- (2) H = Driving High, L = Driving Low



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74LV06A is a low drive Open drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5 V tolerant and the outputs open drain and 5.5 V tolerant allowing it to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

9.2 Typical Application




Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and is open drain so it has low output drive only. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The parallel output drive can create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Section 6.3 table.
 - For specified high and low levels, see V_{IH} and V_{II} in the Section 6.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommended Output Conditions:
 - Load currents should not exceed 35 mA per output and 50 mA total for the part.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.2.3 Application Curves




Figure 9-2. Output During Power Up with 4 k Pull-up at 3.3 V

9.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Section 6.3. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitor is recommended for each power terminal. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9.4 Lavout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally OK to float outputs unless the part is a transceiver.

9.4.2 Layout Example




Figure 9-3. Layout Diagram

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10-1. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-----------|----------------|--------------|---------------------|------------------|---------------------|
| SN74LV06A | Click here | Click here | Click here | Click here | Click here |

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com

1-Sep-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|----------|---------------|------------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| | | | | | | (4) | (5) | | |
| SN74LV06AD | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 125 | LV06A |
| SN74LV06ADBR | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADBR.A | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADBR.B | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADGVR | Active | Production | TVSOP (DGV) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADGVR.A | Active | Production | TVSOP (DGV) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADR.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADRE4 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | No | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADRE4 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADRE4.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ADRE4.A | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | No | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06ANSR | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 74LV06A |
| SN74LV06ANSR.A | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 74LV06A |
| SN74LV06APW | Obsolete | Production | TSSOP (PW) 14 | - | - | Call TI | Call TI | -40 to 125 | LV06A |
| SN74LV06APWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06APWR.A | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06APWR.B | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV06A |
| SN74LV06APWT | Obsolete | Production | TSSOP (PW) 14 | - | - | Call TI | Call TI | -40 to 125 | LV06A |

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 1-Sep-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity A0

| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LV06ADBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| SN74LV06ADGVR | TVSOP | DGV | 14 | 2000 | 330.0 | 12.4 | 6.8 | 4.0 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LV06ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LV06ADRE4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LV06ANSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.1 | 10.4 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LV06ANSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.45 | 10.55 | 2.5 | 12.0 | 16.2 | Q1 |
| SN74LV06APWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com 24-Jul-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV06ADBR | SSOP | DB | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV06ADGVR | TVSOP | DGV | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV06ADR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| SN74LV06ADRE4 | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| SN74LV06ANSR | SOP | NS | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV06ANSR | SOP | NS | 14 | 2000 | 353.0 | 353.0 | 32.0 |
| SN74LV06APWR | TSSOP | PW | 14 | 2000 | 353.0 | 353.0 | 32.0 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated