SDLS007

D2635, JANUARY 1981-REVISED MARCH 1988


- 8-Bit Parallel Storage Register Inputs ('LS597)
- Parallel 3-State I/O, Storage Register Inputs, Shift Register Outputs ('LS598)
- Shift Register has Direct Overriding Load and Clear
- Accurate Shift-Frequency . . . DC to 20 MHz

description


The 'LS597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.

The 'LS598 comes in a 20-pin package and has all the features of the 'LS597 plus 3-state I/O ports that provide parallel shift register outputs and also has multiplexed serial data inputs.


SN54LS597 . . . J OR W PACKAGE SN74LS597 . . . N PACKAGE (TOP VIEW)




SN54LS597 . . . FK PACKAGE (TOP VIEW)



SN54LS598 . . . J OR W PACKAGE LS598 . . . DW OR N PACKAGE (TOP VIEW)




SN54LS598 . . . FK PACKAGE (TOP VIEW)





NC - No internal connection

schematics of inputs and outputs




logic symbols†






 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



NOTE 1: Voltage values are with respect to the network ground terminal,

recommended operating conditions

	·			•	SN54LS'			SN74LS'			UNIT
					MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage				4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input v	oltage			2			2			٧
VIL	Low-level input vi	evel input voltage					0.7			0.8	V
Іон	I Policia di La como		ΩH'				- 1			– 1	mΑ
	High-level output current		QA thru Q	Q _A thru Q _H , 'LS598 only			- 1			- 2.6	1000
loL	Low-level output current		ΩH	a _H ,			8			16	mA
			QA thru QH, 'L\$598 only				12			24	
fsck	Shift clock freque	псу	/				20	0		20	MHz
			SRCK	hīgh	15			15			
	Pulse duration		SACK	low	35			35]
t _w			RCK		20			20			ns
			SRCLR	20			20				
			SRLOAD		40			40			
		Data before F	Data before RCK1		20			20			
	-	DS before SF	DS before SRCK † ('L\$598 anly)					30			1
		SRCK EN ION	SRCKEN low before SRCK † ('LS598 only)					20			ns
t _{su}	Setup time	SRCLR inact	SRCLR inactive before SRCK ↑			-		25			
		SRLOAD ina	SRLOAD inactive before SRCK 1			•		30			
		RCK † before	RCK † before SRLOAD † (see Note 2)					40			
	SER bef		ore SRCK t		20			20			
th	Hold time							0			ns
TA	Operating free-air temperature					-	125	0		70	°C

NOTE 2: The RCK 1 before SRLOAD 1 setup time ensures the data saved by RCK 1 will also be loaded into the shift register.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				t		SN54LS	,	SN74LS'			UNIT	
	PARAMETER		TEST CONDITIONS [†]			TYP\$	MAX	MIN	TYP‡	MAX	ONIT	
Vik		VCC = MIN,	I _I = - 18 mA	***			- 1.5			- 1.5	٧	
	T	V MIN	V _{1H} = 2 V,	I _{OH} = - 1 mA	2.4	3.2					,	
∨он	'LS598 Q	ACC - MAX		I _{OH} = - 2.6 mA				2.4	3.1		V	
	α _H ′	VIL-WAX		i _{OH} = − 1 mA	2.4	3.2		2.4	3.2			
	'LS598 Q		V _{1H} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4		
Vo∟	C3396 G	V _{CC} = MIN,		IOL = 24 mA					0.35	0.5	v	
VOL	QH'	V _{IL} ≃ MAX		IOL = 8 mA		0.25	0.4	ļ	0.25	0.4	, ,	
	ЧН	3		IOL = 16 mA				L	0.35	0.5		
^l ozh	'L\$598 Q	V _{CC} = MAX, V _O = 2.7 V	V _{IH} = 2 V,	V _{1L} = MAX,			20			20	μΑ	
lozt	'LS598 Q	V _{CC} = MAX, V _O = 0.4 V	V _{IH} = 2 V,	VIL = MAX,			- 0.4			- 0.4	mA	
	′LS598 Q	1/ MAGN		V ₁ = 5.5 V			0.1			0.1	mA	
11	Others	VCC = MAX		V ₁ = 7 V			0.1			0.1	IIIA	
ЧН		VCC = MAX.	V _I = 2.7 V				20			20	μA	
	'L\$598 SRCK						- 0.8			- Q.8	1	
IIL.	SER, A Thru H	V _{CC} = MAX, V _I = 0.4 V					- 0.4			- 0.4	mA	
	Others				į		- 0.2			- 0.2	<u> </u>	
losŝ	'LS598 Q	Van = MAX	V _{CC} = MAX, V _O = 0 V		- 30		- 130	- 30		<u> </u>	m.A.	
102%	ΩH'	√CC MAΛ,			- 20		- 100	- 20		<u> </u>		
	LS597 CCH				<u> </u>	35	53		35	53		
	lccr	V _{CC} = MAX, All possible inputs grounded,				35	53		35	53	mA	
Icc	Іссн					45	68		45	68		
	'LS598 ICCL	All outputs op	en			54	80		54	80		
	ccz					56	85		56	85		


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]ddagger$ All typical values are at VCC = 5 V, TA = 25°C §Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, (see note 3)

	FROM	то			1LS597			'LS598			
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	MIN TYP		MAX	MIN	TYP	MAX	UNIT	
fmax	SRCK	a	$R_L = 667 \Omega$,	CL = 45 pF	20	35		20	35		MHz
f _{max}	SRCK	QH'	$R_L = 1 k\Omega$	C _L = 30 pF	20	35					MHz
tPLH	SRCK†	ΩH'				15	23	l	11	17	ns
tPHL .	SPCK1	QH'	R _L = 1 kΩ,	C _L = 30 pF		20	30		15	23	กร
t _{PLH}	SRLOAD↓	ΩH,				38	57		28	42	กร
^T PHL	SRLOAD↓	α _H '				29	44		20	30	ns
t _{PHL}	SRCLR	α _H '				24	36		18	27	ns
^t PLH	RCK1	α _H ′	$R_L = 1 \text{ k}\Omega.$	Ct = 30 pF		41	60		32	48	ns
[†] PHL	RCK1	αH.	SRLOAD = L			32	48	ĺ .	24	36	nş
[†] PLH	SRCKt	a			[-	12	18	ns
[†] PHL	SRCK1	α	j	C _L = 45 pF					19	28	ПБ
^t PLH	SRLOAD↓	α				-			32	48	ns
[†] PHL	SRLOAD↓	α	RL = 667 Ω.						27	40	пъ
TPHL	SRCLR	Ω							25	38	ns
^t PZH	G↓	a							26	31	ns
t PZL	G∔	Q							29	43	ns
t _{PHZ}	Gt	Q	D 667.6	C 55					25	38	ns
tPLZ	Gt	Q	$A_L = 667 \Omega$,	CL = 5 pF					20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com

11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	rier RoHS Lead finish/ (3) Ball material		MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
5962-89444012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	
5962-8944401EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	
5962-8944401FA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	
SN74LS597D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS597	
SN74LS597D.A	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS597	
SN74LS597N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS597N	
SN74LS597N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS597N	
SN74LS598N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS598N	
SN74LS598N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS598N	
SNJ54LS597FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	
SNJ54LS597FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	
SNJ54LS597J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	
SNJ54LS597J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	
SNJ54LS597W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	
SNJ54LS597W.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	

⁽¹⁾ Status: For more details on status, see our product life cycle.

PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS597, SN74LS597:

Catalog: SN74LS597

Military: SN54LS597

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications



www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-89444012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8944401FA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LS597D	D	SOIC	16	40	507	8	3940	4.32
SN74LS597D.A	D	SOIC	16	40	507	8	3940	4.32
SN74LS597N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS597N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS597N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS597N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS598N	N	PDIP	20	20	506	13.97	11230	4.32
SN74LS598N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54LS597FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS597FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS597W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS597W.A	W	CFP	16	25	506.98	26.16	6220	NA

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025