

'147, 'LS147

- Encode 10-Line Decimal to 4-Line BCD
- Applications Include:
 - Keyboard Encoding
 - Range Selection

SN54147, SN54LS147 . . . J OR W PACKAGE SN74147, SN74LS147 . . . D OR N PACKAGE (TOP VIEW)



SN54LS147 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


'148, 'LS148

- Encode 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:
 - n-Bit Encoding
 - Code Converters and Generators

SN54148, SN54LS148...J OR W PACKAGE SN74148, SN74LS148...D, N, OR NS PACKAGE (TOP VIEW)



SN54LS148...FK PACKAGE (TOP VIEW)



TYPE	TYPICAL DATA DELAY	TYPICAL POWER DISSIPATION
'147	10 ns	225 mW
'148	10 ns	190 mW
'LS147	15 ns	60 mW
'LS148	15 ns	60 mW

NOTE: The SN54147, SN54LS147, SN54148, SN74147, SN74LS147, and SN74148 are obsolete and are no longer supplied.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description/ordering information

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 devices encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition, as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 devices encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input El and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54/74LS load, respectively.

ORDERING INFORMATION

TA	PACKAG	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74LS148N	SN74LS148N
0°C to 70°C	0010 0	Tube	SN74LS148D	10440
0°C to 70°C	SOIC - D	Tape and reel	SN74LS148DR	LS148
	SOP - NS	Tape and reel	SN74LS148NSR	74LS148
	CDIP – J	Tube	SNJ54LS148J	SNJ54LS148J
−55°C to 125°C	CFP – W	Tube	SNJ54LS148W	SNJ54LS148W
	LCCC - FK	Tube	SNJ54LS148FK	SNJ54LS148FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE - '147, 'LS147

				INPUTS	,					OUTI	PUTS	
1	2	3	4	5	6	7	8	9	D	С	В	Α
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Х	Χ	Χ	X	Χ	Χ	Χ	X	L	L	Н	Н	L
Х	Χ	Χ	X	Χ	Χ	Χ	L	Н	L	Н	Н	Н
Х	Χ	Χ	Χ	Χ	Χ	L	Н	Н	Н	L	L	L
Х	Χ	Χ	Χ	Χ	L	Н	Н	Н	Н	L	L	Н
Х	Χ	Χ	Χ	L	Н	Н	Н	Н	Н	L	Н	L
Х	Χ	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	Н
Х	Χ	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L
Х	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = high logic level, L = low logic level, X = irrelevant


SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS SDLS053B - OCTOBER 1976 - REVISED MAY 2004

FUNCTION TABLE - '148, 'LS148

				INPUTS						(OUTPUT	S	
EI	0	1	2	3	4	5	6	7	A2	A 1	A0	GS	EO
Н	Х	Х	Χ	Χ	Χ	Х	Χ	Х	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
L	Х	X	Χ	Χ	Χ	Χ	Χ	L	L	L	L	L	Н
L	Х	Χ	Χ	Χ	Χ	Χ	L	Н	L	L	Н	L	Н
L	Х	Χ	Χ	Χ	Χ	L	Н	Н	L	Н	L	L	Н
L	Х	Χ	Χ	Χ	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	Χ	Χ	L	Н	Н	Н	Н	Н	L	L	L	Н
L	Х	Χ	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

H = high logic level, L = low logic level, X = irrelevant


'147, 'LS147 logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.




'148, 'LS148 logic diagram (positive logic)




Pin numbers shown are for D, J, N, NS, and W packages.

schematics of inputs and outputs

'147, '148



'LS147, 'LS148



SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053B - OCTOBER 1976 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I : '147, '148		5.5 V
'LS147, 'LS148		7 V
Inter-emitter voltage: '148 only (see Note 2) .		5.5 V
Package thermal impedance θ _{JA} (see Note 3)	: D package	73°C/W
	N package	67°C/W
	NS package	64°C/W
Storage temperature range, T _{stg}		. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values, except inter-emitter voltage, are with respect to the network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor. For '148 circuits, this rating applies between any two of the eight data lines, 0 through 7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54'		SN74'		SN54LS'		SN74LS'			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
loh	High-level output current			-800			-800			-400			-400	μΑ
loL	Low-level output current			16			16			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	-55		125	0		70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053B - OCTOBER 1976 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	242445		7507.001	IDITIONS [†]		'147		'148			LINIT		
	PARAMET	IER	I EST COM	NDITIONST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIH	High-level input vo	ltage			2			2			V		
V_{IL}	Low-level input voltage						0.8			0.8	V		
VIK	Input clamp voltage		$V_{CC} = MIN,$	$I_{I} = -12 \text{ mA}$			-1.5			-1.5	V		
Vон	High-level output v	voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	$V_{IH} = 2 \text{ V},$ $I_{OH} = -800 \mu\text{A}$	2.4	3.3		2.4	3.3		V		
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	V		
lį	Input current at maximum input voltage		V _{CC} = MIN,	V _I = 5.5 V			1			1	mA		
1	High-level input	0 input	V NAAV	V- 2.4.V						40			
ΊΗ	current	Any input except 0	$V_{CC} = MAX,$	V _I = 2.4 V			40			80	μΑ		
l	Low-level input	0 input	V NAAV	V 0.4V						-1.6	A		
¹IL	current	Any input except 0	$V_{CC} = MAX$,	$V_{ } = 0.4 V$			-1.6			-3.2	mA		
los	Short-circuit output current§		$V_{CC} = MAX$		-35		-85	-35		-85	mA		
loo	Supply current		V _{CC} = MAX	Condition 1		50	70		40	60	mA		
Icc	Supply current		Supply current		(See Note 5) Condition 2			42	62		35	55	ША

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 5: For '147, I_{CC} (Condition 1) is measured with input 7 grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open. For '148, I_{CC} (Condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open.

SN54147, SN74147 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	A	A	la abasa sutaut			9	14	
t _{PHL}	Any	Any	In-phase output	$C_{i} = 15 pF,$		7	11	ns
t _{PLH}	Any	Any	Out of phase output	$R_L = 400 \Omega$		13	19	20
t _{PHL}	Any	Any	Out-of-phase output			12	19	ns



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

SN54148, SN74148 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	4.7	AO A4 AO	In about outside			10	15	
^t PHL	1–7	A0, A1, or A2	In-phase output			9	14	ns
^t PLH	1–7	AO A4 or A0	Out of phase output			13	19	50
^t PHL	1-7	A0, A1, or A2	Out-of-phase output			12	19	ns
^t PLH	0.7	F0	Out of phase subject			6	10	
^t PHL	0–7	EO	Out-of-phase output			14	25	ns
^t PLH	0–7	66	la phase sutout	$C_L = 15 pF$,		18	30	
^t PHL	0-7	GS	In-phase output	$R_L = 400 \Omega$		14	25	ns
^t PLH	EI	00 04 00	la abasa sutant			10	15	
^t PHL	EI	A0, A1, or A2	In-phase output			10	15	ns
^t PLH	El	00	la abasa sutaut			8	12	
^t PHL	EI	GS	In-phase output			10	15	ns
^t PLH	EI	EO	In-phase output			10	15	ns
^t PHL	ĽI	LO	in-priase output			17	30	110

[†] tpLH = propagation delay time, low-to-high-level output. tpHL = propagation delay time, high-to-low-level output.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	242445		7507.001	DITIONS.	5	N54LS	,	5	N74LS	,	
	PARAME	IER	TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
٧ _{IH}	High-level input vo	oltage			2			2			V
V _{IL}	Low-level input vo	ltage					0.7			0.8	V
٧ıK	Input clamp voltage		$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
Vон	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	$V_{IH} = 2 V$, $I_{OH} = -400 \mu A$	2.5	3.4		2.7	3.4		V
.,			$V_{CC} = MIN,$	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	.,
VOL	OL Low-level output v	roltage	V _{IH} = 2 V, V _{IL} = V _{IL} MAX	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
	Input current at	'LS148 inputs 1–7					0.2			0.2	
l _l	maximum input voltage	All other inputs	$V_{CC} = MAX,$	$V_I = 7 V$			0.1			0.1	mA
	High-level input	'LS148 inputs 1-7	.,,				40			40	
lн	current	All other inputs	$V_{CC} = MAX,$	$V_{I} = 2.7 V$			20			20	μΑ
	Low-level input	'LS148 inputs 1-7	.,,				-0.8			-0.8	
l⊓	current	All other inputs	$V_{CC} = MAX,$	$V_{I} = 0.4 \ V$			-0.4			-0.4	mA
los	Short-circuit outpu	ıt current§	$V_{CC} = MAX$		-20		-100	-20		-100	mA
laa	C Supply current	V _{CC} = MAX	Condition 1		12	20		12	20	mA	
ICC		(See Note 6)	Condition 2		10	17		10	17	IIIA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 6: For 'LS147, I_{CC} (Condition 1) is measured with input 7 grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open. For 'LS148, I_{CC} (Condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open; I_{CC} (Condition 2) is measured with all inputs and outputs open.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053B - OCTOBER 1976 - REVISED MAY 2004

SN54LS147, SN74LS147 switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	A	A	la abasa sutaut			12	18	
^t PHL	Any	Any	In-phase output	C _L = 15 pF,		12	18	ns
^t PLH		Δ m) ε	Out-of-phase output	$R_L = 2 k\Omega$		21	33	20
tPHL		Any				15	23	ns


SN54LS148, SN74LS148 switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Figure 2)

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	1–7	AO A4 an AO	la abasa sutaut			14	18	
^t PHL	1-7	A0, A1, or A2	In-phase output			15	25	ns
^t PLH	4.7	AO A4 a AO	Out of phase subject			20	36	
^t PHL	1–7	A0, A1, or A2	Out-of-phase output			16	29	ns
^t PLH	0.7	F0	Out of phase subsut			7	18	
^t PHL	0–7	EO	Out-of-phase output	$C_L = 15 pF,$ $R_L = 2 k\Omega$		25	40	ns
^t PLH	0.7	GS	In-phase output			35	55	
^t PHL	0–7	GS				9	21	ns
^t PLH	E.	AO A4 an AO	la abasa sutaut			16	25	
t _{PHL}	EI	A0, A1, or A2	In-phase output			12	25	ns
^t PLH	E.	00	la abasa sutaut		12	12	17	
^t PHL	EI	GS	In-phase output			14	36	ns
^t PLH	El	EO I	In-phase output			12	21	ns
^t PHL	CI	LO	in-priase output			23	35	115

[†] tpLH = propagation delay time, low-to-high-level output tpHL = propagation delay time, high-to-low-level output



PARAMETER MEASUREMENT INFORMATION SERIES 54/74 DEVICES




- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - D. S1 and S2 are closed for tp1 H, tpH1, tpH7, and tp1 7; S1 is open, and S2 is closed for tp7H; S1 is closed, and S2 is open for tp7I.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega$; t_f and $t_f \leq$ 7 ns for Series 54/74 devices and t_f and $t_f \leq$ 2.5 ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION **SERIES 54LS/74LS DEVICES**



- NOTES: A. C_I includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - D. S1 and S2 are closed for tp1 H, tpH1, tpH7, and tp1 7; S1 is open, and S2 is closed for tp7H; S1 is closed, and S2 is open for tp71.
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \ \Omega$, $t_f \leq 1.5 \ ns$, $t_f \leq 2.6 \ ns$.
 - G. The outputs are measured one at a time, with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms



APPLICATION INFORMATION




Figure 3. Priority Encoder for 16 Bits

Because the '147/'LS147 and '148/'LS148 devices are combinational logic circuits, wrong addresses can appear during input transients. Moreover, for the '148/'LS148 devices, a change from high to low at EI can cause a transient low on GS when all inputs are high. This must be considered when strobing the outputs.



www.ti.com

7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
78027012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	78027012A SNJ54LS 148FK	
7802701EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7802701EA SNJ54LS148J	
7802701FA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7802701FA SNJ54LS148W	
JM38510/36001B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001B2A	
JM38510/36001B2A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001B2A	
JM38510/36001BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001BEA	
JM38510/36001BEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001BEA	
JM38510/36001BFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001BFA	
JM38510/36001BFA.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001BFA	
M38510/36001B2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001B2A	
M38510/36001BEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001BEA	
M38510/36001BFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	JM38510/ 36001BFA	
SN54LS148J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS148J	
SN54LS148J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS148J	
SN74LS148D	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	0 to 70	LS148	
SN74LS148DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS148	
SN74LS148DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS148	
SN74LS148N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS148N	
SN74LS148N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS148N	



7-Oct-2025



www.ti.com

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74LS148NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS148
SN74LS148NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS148
SN74LS148NSR.B	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS148
SNJ54LS148FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	78027012A SNJ54LS 148FK
SNJ54LS148FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	78027012A SNJ54LS 148FK
SNJ54LS148J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7802701EA SNJ54LS148J
SNJ54LS148J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7802701EA SNJ54LS148J
SNJ54LS148W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7802701FA SNJ54LS148W
SNJ54LS148W.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7802701FA SNJ54LS148W

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS148, SN74LS148:

Catalog: SN74LS148

Military: SN54LS148

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS148DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LS148NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS148DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS148NSR	SOP	NS	16	2000	353.0	353.0	32.0



www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
78027012A	FK	LCCC	20	55	506.98	12.06	2030	NA
7802701FA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/36001B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/36001B2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/36001BFA	W	CFP	16	25	506.98	26.16	6220	NA
JM38510/36001BFA.A	W	CFP	16	25	506.98	26.16	6220	NA
M38510/36001B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/36001BFA	W	CFP	16	25	506.98	26.16	6220	NA
SN74LS148N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS148N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS148N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS148N.A	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS148FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS148FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54LS148W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54LS148W.A	W	CFP	16	25	506.98	26.16	6220	NA

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated