
# SN74HC74-EP DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

SCLS710-MARCH 2008

#### **FEATURES**

- Controlled Baseline
  - One Assembly Site
  - One Test Site
  - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive up to 10 LSTTL Loads
- Low Power Consumption, 80 μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 15 ns
- ±4 mA Output Drive at 5 V
- Low Input Current of 1 mA Max



# **DESCRIPTION/ORDERING INFORMATION**

The SN74HC74 device contains two independent D-type positive edge triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold time interval, data at the D input can be changed without affecting the levels at the outputs.

### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAG	iE <sup>(2)</sup>	ODERABLE PART NUMBER	TOP-SIDE MARKING		
FF9C to 12F9C	SOIC - D	Reel of 2500	SN74HC74MDREP	HC74MEP		
–55°C to 125°C	TSSOP – PW	Reel of 2000	SN74HC74MPWREP	HC74MEP		

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **FUNCTION TABLE**

	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Χ	Χ	Н	L
Н	L	Χ	Χ	L	Н
L	L	Χ	Χ	H <sup>(1)</sup>	$H^{(1)}$
Н	Н	<b>↑</b>	Н	Н	L
Н	Н	<b>↑</b>	L	L	Н
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



## **LOGIC DIAGRAM (POSITIVE LOGIC)**



# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current	$V_{I} < 0 \text{ or } V_{I} = 0 \text{ to } V_{CC}^{(1)}$		±20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O = 0$ to $V_{CC}^{(1)}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
$\theta_{JA}$	Package thermal impedance <sup>(2)</sup>	PW package		113	°C/W
T <sub>stg</sub>	Storage temperature range		-60	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**(1)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			V
		V <sub>CC</sub> = 6 V	4.2			
		V <sub>CC</sub> = 2 V			0.5	
$V_{IL}$	V <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	V
		V <sub>CC</sub> = 6 V			1.8	
VI	Input voltage		0		$V_{CC}$	V
Vo	Output voltage		0		$V_{CC}$	V
		V <sub>CC</sub> = 2 V			1000	
Δt∖Δν	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	ns
		V <sub>CC</sub> = 6 V			400	
T <sub>A</sub>	Operating free-air temperature	'	-55		125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74HC74-EP DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET

SCLS710-MARCH 2008

## **ELECTRICAL CHARACTERISTICS**


over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	T,	չ = 25°C		MIN N	иах	UNIT	
PARAMETER	IESI	TEST CONDITIONS			TYP	MAX	IVIIIN IN	VIAA	UNII	
			2 V	1.9	1.998		1.9			
V <sub>OH</sub>		$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4			
	$V_I = V_{IH}$ or $V_{IL}$		6 V	5.9	5.999		5.9		V	
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7			
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2			
		I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1	_	
			4.5 V		0.001	0.1		0.1		
$V_{OL}$	$V_I = V_{IH}$ or $V_{IL}$		6 V		0.001	0.1		0.1	V	
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		
l <sub>l</sub>	$V_I = V_{CC}$ or 0	-	6 V		±0.1	±100	±	1000	nA	
I <sub>cc</sub>	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			4		80	μΑ	
Ci			2 V to 6 V		3	10		10	pF	

## **TIMING REQUIREMENTS**

			.,	T <sub>A</sub> = 2	5°C	RAINI	MAY	LINUT
			V <sub>CC</sub>	MIN	MAX	MIN	MAX	UNIT
			2 V		6		4.2	
$f_{clock}$	Clock frequency		4.5 V		31		21	MHz
			6 V	0	36	0	25	
			2 V	100		150		
		PRE or CLR low	4.5 V	20		30		
	t <sub>w</sub> Pulse duration		6 V	17		25		ns
ι <sub>W</sub>			2 V	80		120		
		CLK high or low	4.5 V	16		24		
			6 V	14		20		
			2 V	100		150		
		Data	4.5 V	20		30		
	Catua tima hafara CLKA		6 V	17		25		
t <sub>su</sub>	Setup time before CLK↑		2 V	25		40		ns
		PRE or CLR inactive	4.5 V	5		8		
			6 V	4		7		
			2 V	0		0		
t <sub>h</sub>	Hold time, data after CLK↑		4.5 V	0		0		ns
			6 V	0		0		

# SN74HC74-EP DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET





# **SWITCHING CHARACTERISTICS**

over operating free-air temperature range  $C_L = 50 \text{ pF}$ , (unless otherwise noted)

PARAMETER	FROM	ТО	v	T,	<sub>A</sub> = 25°C		MIN N	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>CC</sub>	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
			2 V	6	10		4.2		
f <sub>max</sub>			4.5 V	31	50		21		MHz
			6 V	36	60		25		
			2 V		70	230		345	
	PRE or CLR	Q or Q	4.5 V		20	46		69	
			6 V		15	39		59	20
t <sub>pd</sub>			2 V		70	175		250	ns
	CLK	Q or $\overline{Q}$	4.5 V		20	35		50	
			6 V		15	30		42	
			2 V		28	75		110	
t <sub>t</sub>		Q or $\overline{Q}$	4.5 V		8	15		22	ns
			6 V		6	13		19	

# **Operating Characteristics**


T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load	35	pF

Submit Documentation Feedback

SCLS710-MARCH 2008

#### PARAMETER MEASURMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns.
- C. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

www.ti.com 7-Oct-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74HC74MPWREP	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC74MEP
SN74HC74MPWREP.A	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC74MEP
V62/08613-01XE	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC74MEP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HC74-EP:

Catalog: SN74HC74

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Automotive : SN74HC74-Q1

Military: SN54HC74

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC74MPWREP	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC74MPWREP	TSSOP	PW	14	2000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated