
- **Qualified for Automotive Applications**
- Wide Operating Voltage Range of 2 V to 6 V
- **Outputs Can Drive Up To 10 LSTTL Loads**
- Low Power Consumption, 80-µA Max I_{CC}
- Typical $t_{pd} = 20 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- **Look-Ahead Circuitry Enhances Cascaded** Counters

description/ordering information

The SN74HC193 device is a 4-bit synchronous, reversible, up/down binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously with each other when dictated by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

- **Fully Synchronous in Count Modes**
- Parallel Asynchronous Load for Modulo-N **Count Lengths**
- **Asynchronous Clear**



The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count (clock) input (UP or DOWN). The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers simply by modifying the count length with the preset inputs.

A clear (CLR) input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and \overline{LOAD} inputs.

This counter was designed to be cascaded without the need for external circuitry. The borrow (BO) output produces a low-level pulse while the count is zero (all outputs low) and DOWN is low. Similarly, the carry (\overline{CO}) output produces a low-level pulse while the count is maximum (9 or 15), and UP is low. The counter then can be cascaded easily by feeding \overline{BO} and \overline{CO} to DOWN and UP, respectively, of the succeeding counter.

ORDERING INFORMATION[†]

| TA | PACKAC | 3E‡ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|--------------|--------------------------|---------------------|
| -40°C to 125°C | TSSOP - PW | Reel of 2000 | SN74HC193QPWRQ1 | HC193Q |
| -40°C to 85°C | TSSOP - PW | Reel of 2000 | SN74HC193IPWRQ1 | HC193I |

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

logic diagram (positive logic)






typical clear, load, and count sequence

The following sequence is illustrated below:

- 1. Clear outputs to 0
- 2. Load (preset) to binary 13
- 3. Count up to 14, 15, carry, 0, 1, and 2
- 4. Count down to 1, 0, borrow, 15, 14, and 13



NOTES: A. CLR overrides LOAD, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.



SN74HC193-Q1 **4-BIT SYNCHRONOUS UP/DOWN COUNTER** (DUAL CLOCK WITH CLEAR)

CLS594A - NOVEMBER 2004 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage range, V _{CC} | 0.5 V to 7 V |
|--|------------------|
| Input clamp current, $I_{ K }(V_1 < 0 \text{ or } V_1 > V_{CC})$ (see Note 1) | ±20 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1) | ±20 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | ±25 mA |
| Continuous current through V _{CC} or GND | ±50 mA |
| Package thermal impedance, θ_{JA} (see Note 2) | 108°C/W |
| Storage temperature range, T _{stq} | . −65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

| | | | MIN | NOM | MAX | UNIT | |
|--------------------------------|---|-------------------------|------|-----|------|------|--|
| VCC | Supply voltage | | 2 | 5 | 6 | V | |
| | | V _{CC} = 2 V | 1.5 | | | | |
| ViH | High-level input voltage | V _{CC} = 4.5 V | 3.15 | | | V | |
| | | VCC = 6 V | 4.2 | | | | |
| | | V _{CC} = 2 V | | | 0.5 | | |
| VIL | Low-level input voltage V _{CC} = 4.5 V | | | | 1.35 | V | |
| | | V _{CC} = 6 V | | | 1.8 | | |
| ٧ _I | Input voltage | | 0 | | VCC | V | |
| ٧o | Output voltage | | 0 | | VCC | V | |
| | | V _{CC} = 2 V | | | 1000 | | |
| $\Delta t/\Delta v^{\ddagger}$ | Input transition rise/fall time | V _{CC} = 4.5 V | | | 500 | ns | |
| | | VCC = 6 V | | | 400 | | |
| т. | Operating free circumparature | Q-suffix devices | -40 | 125 | | °C | |
| TA | Operating free-air temperature | I-suffix devices | -40 | | 85 | °C | |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000$ ns and $V_{CC} = 2$ V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

SN74HC193-Q1 4-BIT SYNCHRONOUS UP/DOWN COUNTER (DUAL CLOCK WITH CLEAR) SCLS594A - NOVEMBER 2004 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | VCC | T _A = 25°C | | | T _A = -40°C TO 125°C | | T _A = -40°C TO 85°C | | UNIT | |
|-----------|----------------------------|----------------------------|------------|-----------------------|-------|------|------------------------------------|-------|-----------------------------------|-------|------|--|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | |
| | | | 2 V | 1.9 | 1.998 | | 1.9 | | 1.9 | | | |
| | VOH VI = VIH or VIL | $I_{OH} = -20 \mu A$ | 4.5 V | 4.4 | 4.499 | | 4.4 | | 4.4 | | | |
| VOH | | | 6 V | 5.9 | 5.999 | | 5.9 | | 5.9 | | V | |
| | | $I_{OH} = -4 \text{ mA}$ | 4.5 V | 3.98 | 4.3 | | 3.7 | | 3.84 | | | |
| | | $I_{OH} = -5.2 \text{ mA}$ | 6 V | 5.48 | 5.8 | | 5.2 | | 5.34 | | | |
| | | I _{OL} = 20 μA | 2 V | | 0.002 | 0.1 | | 0.1 | | 0.1 | | |
| | | | 4.5 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | | |
| VOL | $V_I = V_{IH}$ or V_{IL} | | 6 V | | 0.001 | 0.1 | | 0.1 | | 0.1 | V | |
| | | I _{OL} = 4 mA | 4.5 V | | 0.17 | 0.26 | | 0.4 | | 0.33 | | |
| | | I _{OL} = 5.2 mA | 6 V | | 0.15 | 0.26 | | 0.4 | | 0.33 | | |
| IĮ | $V_I = V_{CC}$ or 0 | | 6 V | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA | |
| Icc | $V_I = V_{CC}$ or 0, | IO = 0 | 6 V | | | 8 | | 160 | | 80 | μΑ | |
| Ci | | _ | 2 V to 6 V | | 3 | 10 | | 10 | | 10 | pF | |

SN74HC193-Q1 4-BIT SYNCHRONOUS UP/DOWN COUNTER (DUAL CLOCK WITH CLEAR) SCLS594A - NOVEMBER 2004 - REVISED APRIL 2008

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | | | v _{cc} | T _A = 3 | 25°C | T _A = - | | T _A = - | | UNIT |
|-----------------|-------------------------------|-----------------------------------|-----------------|--------------------|------|--------------------|-----|--------------------|-----|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| | | | 2 V | | 4.2 | | 2.8 | | 3.3 | |
| fclock | Clock frequency | | 4.5 V | | 21 | | 14 | | 17 | MHz |
| | | | 6 V | | 24 | | 16 | | 19 | |
| | | | 2 V | 120 | | 180 | | 150 | | |
| | | CLR high | 4.5 V | 24 | | 36 | | 30 | | |
| | | | 6 V | 21 | | 31 | | 26 | | |
| | t _w Pulse duration | | 2 V | 120 | | 180 | | 150 | | |
| t _w | | LOAD low | 4.5 V | 24 | | 36 | | 30 | | ns |
| | | | 6 V | 21 | | 31 | | 26 | | |
| | | | 2 V | 120 | | 180 | | 150 | | |
| | | UP or DOWN, high or low | 4.5 V | 24 | | 36 | | 30 | | |
| | | | 6 V | 21 | | 31 | | 26 | | |
| | | | 2 V | 110 | | 165 | | 140 | | |
| | | Data before LOAD inactive | 4.5 V | 22 | | 33 | | 28 | | |
| | | | 6 V | 19 | | 28 | | 24 | | |
| | | | 2 V | 110 | | 165 | | 140 | | |
| t _{su} | Setup time | CLR inactive before UP↑ or DOWN↓ | 4.5 V | 22 | | 33 | | 28 | | ns |
| | | | 6 V | 19 | | 28 | | 24 | | |
| | | | 2 V | 110 | | 165 | | 140 | | |
| | | LOAD inactive before UP↑ or DOWN↓ | 4.5 V | 22 | | 33 | | 28 | | |
| | | | 6 V | 19 | | 28 | | 24 | | |
| | | | 2 V | 5 | | 5 | | 5 | | ns |
| th | Hold time | Data after LOAD inactive | 4.5 V | 5 | | 5 | | 5 | | |
| | | | 6 V | 5 | | 5 | | 5 | | |

SN74HC193-Q1 **4-BIT SYNCHRONOUS UP/DOWN COUNTER** (DUAL CLOCK WITH CLEAR) SCLS594A - NOVEMBER 2004 - REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM | TO | v _{CC} | T, | 4 = 25°C | ; | T _A = - | | T _A = -40°C TO 85°C | | UNIT |
|------------------|------------|----------|-----------------|-----|----------|-----|--------------------|-----|-----------------------------------|-----|------|
| | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| | | | 2 V | 4.2 | 8 | | 2.8 | | 3.3 | | |
| f _{max} | | | 4.5 V | 21 | 55 | | 14 | | 17 | | MHz |
| | | | 6 V | 24 | 60 | | 16 | | 19 | | |
| | | | 2 V | | 75 | 165 | | 250 | | 205 | |
| | UP | CO | 4.5 V | | 24 | 33 | | 50 | | 41 | |
| | | | 6 V | | 20 | 28 | | 43 | | 35 | |
| | | | 2 V | | 75 | 165 | | 250 | | 205 | |
| | DOWN | BO | 4.5 V | | 24 | 33 | | 50 | | 41 | ns |
| | | | 6 V | | 20 | 28 | | 43 | | 35 | |
| ^t pd | UP or DOWN | | 2 V | | 190 | 250 | | 375 | | 315 | |
| | | Any Q | 4.5 V | | 40 | 50 | | 75 | | 63 | |
| | | | 6 V | | 35 | 43 | | 64 | | 54 | |
| | | | 2 V | | 190 | 260 | | 390 | | 325 | |
| | LOAD | Any Q | 4.5 V | | 40 | 52 | | 78 | | 65 | |
| | | | 6 V | | 35 | 44 | | 66 | | 55 | |
| | | | 2 V | | 170 | 240 | | 360 | | 300 | |
| tPHL | CLR | Any Q | 4.5 V | | 36 | 48 | | 72 | | 60 | ns |
| | | , | 6 V | | 31 | 41 | | 61 | | 51 | |
| | | | 2 V | | 38 | 75 | | 110 | | 95 | |
| tt | | Any | 4.5 V | | 8 | 15 | | 22 | | 19 | ns |
| | | | 6 V | | 6 | 14 | | 19 | | 17 | |

operating characteristics, $T_A = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|-------------------------------|-----------------|-----|------|
| C _{pd} | Power dissipation capacitance | No load | 50 | pF |

CLS594A – NOVEMBER 2004 – REVISED APRIL 2008

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 7-Oct-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|-----------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------|
| SN74HC193QPWRG4Q1 | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC193Q |
| SN74HC193QPWRG4Q1.A | Active | Production | TSSOP (PW) 16 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC193Q |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC193-Q1:

Catalog: SN74HC193

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

Military: SN54HC193

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74HC193QPWRG4Q1 | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC193QPWRG4Q1 | TSSOP | PW | 16 | 2000 | 353.0 | 353.0 | 32.0 |



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated