











SN74CBTLV3257-EP

SCDS271A - MAY 2008 - REVISED MAY 2019

SN74CBTLV3257-EP Low-Voltage 4-Bit 1-of-2 FET Multiplexer/Demultiplexer

Features

- Controlled baseline
 - One assembly site
 - One test site
 - One fabrication site
- Extended temperature performance of -55°C to 125°C
- Enhanced diminishing manufacturing sources (DMS) support
- Enhanced product-change notification
- Qualification pedigree (1)
- $5-\Omega$ switch connection between two ports
- Rail-to-rail switching on data I/O ports
- I_{off} supports partial-power-down mode operation
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22
 - 2000-V human-body model (A114-A)
 - 200-V machine model (A115-A)
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

2 Applications

Supports defense, aerospace, and medical applications

3 Description

The SN74CBTLV3257 is a 4-bit 1-of-2 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select (S) input controls the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

PART NUMBER	GRADE	PACKAGE
CCBTLV3257MPWREP	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	TSSOP - PW Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

Features 1		6.4 Switching Characteristics
Applications 1	7	Parameter Measurement Information 6
Description 1	8	Device and Documentation Support 7
Revision History2		8.1 Receiving Notification of Documentation Updates 7
Pin Configuration and Functions		8.2 Community Resources 7
_		8.3 Trademarks 7
•		8.4 Electrostatic Discharge Caution
<u>-</u>		8.5 Glossary
6.3 Electrical Characteristics	9	Mechanical, Packaging, and Orderable Information8
	Features 1 Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 Recommended Operating Conditions 4 6.3 Electrical Characteristics 5	Applications 1 7 Description 1 8 Revision History 2 Pin Configuration and Functions 3 Specifications 4 6.1 Absolute Maximum Ratings 4 6.2 Recommended Operating Conditions 4

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cl	hanges from Original (May 2008) to Revision A	Page
•	Changed ORDERING INFORMATION table to Device Information table	1
•	Added Applications section, Table of Contents, Revision History section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1

Product Folder Links: SN74CBTLV3257-EP

Submit Documentation Feedback



5 Pin Configuration and Functions

Table 1. Function Table

INP	UTS	FUNCTION
OE	s	FUNCTION
L	L	A port = B1 port
L	Н	A port = B2 port
Н	Х	Disconnect




Figure 1. Logic Diagram (Positive Logic)




Figure 2. Simplified Schematic, Each FET Switch

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	4.6	V
V_{I}	Input voltage ⁽²⁾		-0.5	4.6	V
	Continuous channel current			128	mA
I _{IK}	Input clamp current	V _{IO} < 0		-50	mA
θ_{JA}	Package thermal impedance	PW package ⁽³⁾		108	°C/W
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
\/	High lovel control input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		\/
V _{IH} High-level control input voltage		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
\/	Low lovel control input valtage	V _{CC} = 2.3 V to 2.7 V		0.7	\/
V _{IL}	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
T _A	Operating free-air temperature		- 55	125	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

Product Folder Links: SN74CBTLV3257-EP

Submit Documentation Feedback

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



6.3 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIONS				UNIT	
V_{IK}		$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ m}$	$V_{CC} = 3 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V	
I		$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}$	or GND			±1	μΑ	
I _{off}		$V_{CC} = 0$, V_I or $V_O = 0$	to 3.6 V			15	μΑ	
I _{CC}		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V$	I = V _{CC} or GND			10	μΑ	
$\Delta I_{CC}^{(2)}$	Control inputs	V_{CC} = 3.6 V, one input at 3 V, other inputs at V_{CC} or GND				300	μΑ	
Ci	Control inputs	V _I = 3 V or 0			3		pF	
0	A port	V 2 V 2 0 OF V	10.5					
C _{io(OFF)}	B port	$V_0 = 3 \ V \ 01 \ 0, \ OE = V$	$V_O = 3 \text{ V or } 0, \overline{OE} = V_{CC}$				pF	
			\/ O	I _I = 64 mA	5	8		
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	$V_I = 0$	$I_I = 24 \text{ mA}$	5	8		
" (3)		111 at v _{CC} = 2.0 v	$V_I = 1.7 V$	I _I = 15 mA	27	40	Ω	
r _{on} ⁽³⁾			V - 0	$I_I = 64 \text{ mA}$	5	7	12	
		V _{CC} = 3 V	$V_I = 0$	I _I = 24 mA	5	7		
			V _I = 2.4 V	I _I = 15 mA	10	15		

6.4 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	RAMETER FROM TO		V _{CC} = 2.5 V ±	0.2 V	V _{CC} = 3.3 V ±	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNII
	A or B ⁽¹⁾	B or A		0.15		0.25	20
t _{pd}	S	A or B	1.8	8.1	1.8	7.3	ns
t _{en}	S	A or B	1.7	7.5	1.7	6.5	ns
t _{dis}	S	A or B	1	6.3	1	6.0	ns
t _{en}	ŌĒ	A or B	1.9	7.1	2	6.2	ns
t _{dis}	ŌĒ	A or B	1	7.0	1.6	6.5	ns

(1) The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


Product Folder Links: SN74CBTLV3257-EP

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$. (2) This is the increase in supply current for each input that is at the specified voltage level, rather than V_{CC} or GND.

Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.





7 Parameter Measurement Information




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND


V _{CC}	CL	R_L	V_{Δ}
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	50 pF	500 Ω	0.3 V





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2008–2019, Texas Instruments Incorporated



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Product Folder Links: SN74CBTLV3257-EP



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2008–2019, Texas Instruments Incorporated

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CCBTLV3257MPWREP	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CL257EP
V62/08615-01XE	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CL257EP

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74CBTLV3257-EP:

Catalog: SN74CBTLV3257

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CCBTLV3257MPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	CCBTLV3257MPWREP	TSSOP	PW	16	2000	353.0	353.0	32.0	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated