







SN74AXC2T245 SCES879A - MAY 2020 - REVISED FEBRUARY 2024


SN74AXC2T245 2-Bit Dual-Supply Bus Transceiver with Configurable Voltage

1 Features

- Fully configurable dual-rail design allows each port to operate with a power supply range from 0.65V to 3.6V
- Operating temperature from -40°C to +125°C
- DIR control input for each channel
- Glitch-free power supply sequencing
- Up to 380-Mbps support when translating from 1.8V to 3.3V
- V_{CC} isolation feature
 - If either V_{CC} input is below 100mV, all I/O outputs are disabled and become highimpedance
- loff supports partial-power-down mode operation
- Compatible with AVC-family level shifters
- Latch-up performance exceeds 100 mA per JESD 78. class II
- ESD protection exceeds JEDEC JS-001
 - 8000-V Human-body model
 - 1000-V Charged-device model

2 Applications

- Industrial
- Personal electronics
- Wireless infrastructure
- **Building automation**
- Point of sale
- Enterprise and communications



Functional Block Diagram

3 Description

Translation and Tri-State Outputs

The SN74AXC2T245 is a two-bit noninverting bus transceiver that uses two individually configurable power-supply rails. The device is operational with both V_{CCA} and V_{CCB} supplies as low as 0.65V. The A port is designed to track V_{CCA}, which accepts any supply voltage from 0.65V to 3.6V. The B port is designed to track V_{CCB}, which also accepts any supply voltage from 0.65V to 3.6V. Additionally the SN74AXC2T245 is compatible with a single-supply system.

SN74AXC2T245 device is designed asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level of the direction-control inputs (DIRx). The SN74AXC2T245 device is designed so the control pin (DIR) is referenced to V_{CCA} .

This device is fully specified for partial-power-down applications using the I_{off} current. The I_{off} protection circuitry is designed so that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specific voltage while the device is powered down.

The V_{CC} isolation feature is designed so that if either V_{CCA} or V_{CCB} is less than 100mV, both I/O ports enter a high-impedance state by disabling their outputs.

Glitch-free power supply sequencing allows either supply rail to be powered on or off in any order while providing robust power sequencing performance.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
SN74AXC2T245	RSW (UQFN, 10)	1.8mm × 1.4mm

- (1) For more information, see Section 11.
 - The package size (length × width) is a nominal value and includes pins, where applicable.



Table of Contents

1 Features1	7 Detailed Description	18
2 Applications1	7.1 Overview	
3 Description1	7.2 Functional Block Diagram	18
4 Pin Configuration and Functions2	7.3 Feature Description	18
5 Specifications3	7.4 Device Functional Modes	20
5.1 Absolute Maximum Ratings3	8 Application and Implementation	21
5.2 ESD Ratings3	8.1 Application Information	
5.3 Thermal Information3	8.2 Typical Application	
5.4 Recommended Operating Conditions4	8.3 Power Supply Recommendations	
5.5 Electrical Characteristics5	8.4 Layout	
5.6 Switching Characteristics, V _{CCA} = 0.7 ± 0.05V6	9 Device and Documentation Support	
5.7 Switching Characteristics, V _{CCA} = 0.8 ± 0.04V7	9.1 Documentation Support	. 24
5.8 Switching Characteristics, V _{CCA} = 0.9 ± 0.045V8	9.2 Receiving Notification of Documentation Updates	
5.9 Switching Characteristics, V _{CCA} = 1.2 ± 0.1V9	9.3 Support Resources	. 24
5.10 Switching Characteristics, V _{CCA} = 1.5 ± 0.1V 10	9.4 Trademarks	
5.11 Switching Characteristics, V _{CCA} = 1.8 ± 0.15V11	9.5 Electrostatic Discharge Caution	24
5.12 Switching Characteristics, V _{CCA} = 2.5 ± 0.2V 12	9.6 Glossary	24
5.13 Switching Characteristics, V _{CCA} = 3.3 ± 0.3V 13	10 Revision History	. 24
5.14 Operating Characteristics: T _A = 25°C14	11 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information16	Information	. 24
6.1 Load Circuit and Voltage Waveforms16		

4 Pin Configuration and Functions




Figure 4-1. RSW Package, 10-Pin UQFN (Transparent Top View)

Table 4-1. Pin Functions

Р	IN	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
DIR2	1	I	Direction Pin for channel A2/B2, Connect to GND or to V _{CCA}
ŌĒ	2	I	Tri-state output-mode enable. Pull OE high to place all outputs in tri-state mode. Referenced to V _{CCA} .
GND	3	G	Ground
B2	4	I/O	Output or input depending on state of DIR2. Output level depends on V _{CCB} .
B1	5	I/O	Output or input depending on state of DIR1. Output level depends on V _{CCB} .
V _{CCB}	6	Р	Supply Voltage B
V _{CCA}	7	Р	Supply Voltage A
A1	8	I/O	Output or input depending on state of DIR1. Output level depends on V _{CCA} .
A2	9	I/O	Output or input depending on state of DIR2. Output level depends on V _{CCA} .
DIR1	10	I	Direction Pin for channel A1/B1, Connect to GND or to VCCA

(1) I = input, O = output, P = power, G = ground



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage A		-0.5	4.2	V
V_{CCB}	Supply voltage B		-0.5	4.2	V
		I/O Ports (A Port)	-0.5	4.2	
V_{I}	Input Voltage ⁽²⁾	I/O Ports (B Port)	-0.5	4.2	V
		Control Inputs	-0.5	4.2	
	Villa and the state of the stat	A Port	-0.5	4.2	.,
Vo	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	B Port	-0.5	4.2	V
.,	V. It	A Port	-0.5	V _{CCA} + 0.2	V
Vo	Voltage applied to any output in the high or low state ^{(2) (3)}	B Port	-0.5	V _{CCB} + 0.2	\ \ \
I _{IK}	Input clamp current	V _I < 0	-50		mA
I _{OK}	Output clamp current	V _O < 0	-50		mA
Io	Continuous output current		-50	50	mA
	Continuous current through V _{CC} or GND		-100	100	mA
Tj	Junction Temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The output positive-voltage rating may be exceeded up to 4.2V maximum if the output current rating is observed.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information

		SN74AXC2T245	
	THERMAL METRIC(1)	RSW (UQFN)	UNIT
		10 PINS	_
$R_{\theta JA}$	Junction-to-ambient thermal resistance	209.0	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	129.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	122.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	122.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1) (2) (3)

·	<u> </u>	<u> </u>	,	MIN	MAX	UNIT
V _{CCA}	Supply voltage A			0.65	3.6	V
V _{CCB}	Supply voltage B			0.65	3.6	V
			V _{CCI} = 0.65V - 0.75V	V _{CCI} x 0.70		
			V _{CCI} = 0.76V - 1V	V _{CCI} x 0.70		
		Data Inputs	V _{CCI} = 1.1V - 1.95V	V _{CCI} x 0.65		
			V _{CCI} = 2.3V - 2.7V	1.6		
V	Link lavalinavkvaltava		V _{CCI} = 3V - 3.6V	2		V
V_{IH}	High-level input voltage		V _{CCA} = 0.65V - 0.75V	V _{CCA} x 0.70		V
			V _{CCA} = 0.76V - 1V	V _{CCA} x 0.70		
		Control Inputs(DIRx, \overline{OE}) Referenced to V _{CCA}	V _{CCA} = 1.1V - 1.95V	V _{CCA} x 0.65		
		Treferenced to VCCA	V _{CCA} = 2.3V - 2.7V	1.6		
			V _{CCA} = 3V - 3.6V	2		
			V _{CCI} = 0.65V - 0.75V		V _{CCI} x 0.30	
			V _{CCI} = 0.76V - 1V		V _{CCI} x 0.30	
		Data Inputs	V _{CCI} = 1.1V - 1.95V		V _{CCI} x 0.35	
			V _{CCI} = 2.3V - 2.7V		0.7	
V	Low lovel input veltage		V _{CCI} = 3V - 3.6V		0.8	V
V_{IL}	Low-level input voltage		V _{CCA} = 0.65V - 0.75V		V _{CCA} x 0.30	V
			V _{CCA} = 0.76V - 1V		V _{CCA} x 0.30	
		Control Inputs(DIRx, $\overline{\text{OE}}$) Referenced to V _{CCA}	V _{CCA} = 1.1V - 1.95V		V _{CCA} x 0.35	
		Treferenced to VCCA	V _{CCA} = 2.3V - 2.7V		0.7	
			V _{CCA} = 3V - 3.6V		0.8	
V _I	Input voltage (3)		0	3.6	V	
V	Output voltage	Active State		0	V _{CCO}	V
Vo	Output voltage	Tri-State		0	3.6	V
Δt/Δν	Input transition rate	·			10	ns/V
T _A	Operating free-air tempe	rature		-40	125	°C

⁽²⁾

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. All unused inputs of the device must be held at VCC or GND for proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.



5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted) (1) (2)

						Or	perating f	ree-air	temper	ature (T	A)	
PA	RAMETER	TEST	CONDITIONS	V _{CCA}	V _{CCB}	-40	°C to 85°	С	-40°	°C to 125	°C	UNIT
						MIN	TYP ⁽⁴⁾	MAX	MIN	TYP ⁽⁴⁾	MAX	
			I _{OH} = -100 μA	0.7V - 3.6V	0.7V - 3.6V	V _{CCO} – 0.1			V _{CCO} – 0.1			
			I _{OH} = -50 μA	0.65V	0.65V	0.55			0.55			
			I _{OH} = -200 μA	0.76V	0.76V	0.58			0.58			
	High-level		I _{OH} = -500 μA	0.85V	0.85V	0.65			0.65			
V_{OH}	output voltage	$V_I = V_{IH}$	I _{OH} = -3 mA	1.1V	1.1V	0.85			0.85			V
			I _{OH} = -6 mA	1.4V	1.4V	1.05			1.05			
			I _{OH} = -8 mA	1.65V	1.65V	1.2			1.2			
			I _{OH} = -9 mA	2.3V	2.3V	1.75			1.75			
			I _{OH} = -12 mA	3V	3V	2.3			2.3			
			I _{OL} = 100 μA	0.7V - 3.6V	0.7V - 3.6V			0.1			0.1	
			I _{OL} = 50 μA	0.65V	0.65V			0.1			0.1	
			I _{OL} = 200 μA	0.76V	0.76V			0.18			0.18	
			I _{OL} = 500 μA	0.85V	0.85V			0.2		-	0.2	
√ _{OL}	Low-level output voltage	$V_I = V_{IL}$	I _{OL} = 3 mA	1.1V	1.1V			0.25			0.25	V
	output voitage		I _{OL} = 6 mA	1.4V	1.4V			0.35			0.35	
			I _{OL} = 8 mA	1.65V	1.65V			0.45			0.45	
			I _{OL} = 9 mA	2.3V	2.3V			0.55			0.55	
			I _{OL} = 12 mA	3V	3V			0.7			0.7	
	Input leakage	Control in	nputs (DIRx, $\overline{\text{OE}}$):	0.65V- 3.6V	0.65V- 3.6V	-0.5		0.5	-1		1	μA
ı	current		uts (Ax, Bx)	0.65V- 3.6V	0.65V- 3.6V	-4		4	-8		8	μA
ı	Partial power	A or B Po	ort	0V	0V - 3.6V	-4		4	-8		8	
off	down current	V _I or V _O	= 0V - 3.6V	0V - 3.6V	0V	-4		4	-8		8	μA
l _{oz}	Tri-state output current		ort or GND, V _O = GND, OE = V _{IH}	3.6V	3.6V	-4		4	-8		8	μA
				0.65V- 3.6V	0.65V- 3.6V			10			14	
CCA	V _{CCA} supply	V _I = V _{CCI} or GND	I _O = 0	0V	3.6V	-2			-12			μΑ
	current	OI GIND		3.6V	0V			5			10	
				0.65V- 3.6V	0.65V- 3.6V			10			14	
ССВ	V _{CCB} supply	V _I = V _{CCI} or GND	I _O = 0	0V	3.6V			5			10	μA
002	current	or GND		3.6V	0V	-2			-12			·
CCA +	Combined supply current	V _I = V _{CCI} or GND	I _O = 0	0.65V- 3.6V	0.65V- 3.6V			16			23	μA
C _i	Control input capacitance	V _I = 3.3V	or GND	3.3V	3.3V		3.0			3.0		pF
C _{io}	Data I/O capacitance		_{CA} , V _O = 1.65V Hz -16 dBm sine	3.3V	3.3V		5.1			5.1		pF

⁽¹⁾

⁽²⁾

 V_{CCI} is the V_{CC} associated with the input port. V_{CCO} is the V_{CC} associated with the output port. For I/O ports, the parameter I_{OZ} includes the input leakage current. (3)

All typical data is taken at 25°C.



5.6 Switching Characteristics, $V_{CCA} = 0.7 \pm 0.05V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)																		
P	ARAMETER	FROM	то	Test Conditions	0.7 ± 0).05V	0.8 ±	0.04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± (0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T												
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX													
				-40°C to 85°C	0.5	169	0.5	115	0.5	84	0.5	50	0.5	51	0.5	56	0.5	72	0.5	106													
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	169	0.5	115	0.5	84	0.5	50	0.5	51	0.5	56	0.5	72	0.5	106	ns												
Lpd.	n delay			-40°C to 85°C	0.5	169	0.5	149	0.5	122	0.5	84	0.5	79	0.5	78	0.5	77	0.5	76	115												
		В	Α	-40°C to 125°C	0.5	169	0.5	149	0.5	122	0.5	84	0.5	79	0.5	78	0.5	77	0.5	76													
		25	- A	-40°C to 85°C	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132													
t _{dis}	Disable	ŌE A	Α	-40°C to 125°C	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	0.5	132	ns												
L'dis	time	<u> </u>		-40°C to 85°C	0.5	129	0.5	102	0.5	88	0.5	48	0.5	43	0.5	43	0.5	53	0.5	98	115												
		ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	-40°C to 125°C	0.5	129	0.5	102	0.5	88	0.5	48	0.5	43	0.5	43	0.5	53	0.5	98	
							<u> </u>	<u> </u>	<u> </u>	<u> </u>					-40°C to 85°C	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196		
	Enable	ŌĒ	ŌĒ A	ŌE A	ŌE A	ŌĒ ,	ŌĒ .	ŌĒ ,	Α	-40°C to 125°C	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	0.5	196	ns						
Len	time			-40°C to 85°C	0.5	212	0.5	131	0.5	94	0.5	54	0.5	42	0.5	43	0.5	60	0.5	128	115												
		ŌĒ	В	-40°C to 125°C	0.5	212	0.5	136	0.5	102	0.5	59	0.5	43	0.5	43	0.5	60	0.5	128													



5.7 Switching Characteristics, $V_{CCA} = 0.8 \pm 0.04V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)							
PA	RAMETER	FROM	то	Test Conditions	0.7 ±	0.05V	0.8 ± 0).04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± (0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T	
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
				-40°C to 85°C	0.5	149	0.5	94	0.5	63	0.5	34	0.5	28	0.5	27	0.5	28	0.5	34		
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	149	0.5	94	0.5	63	0.5	34	0.5	28	0.5	27	0.5	28	0.5	34	ns	
^L pd	n delay			-40°C to 85°C	0.5	115	0.5	94	0.5	76	0.5	50	0.5	41	0.5	40	0.5	39	0.5	38	115	
		В	Α	-40°C to 125°C	0.5	115	0.5	94	0.5	76	0.5	50	0.5	41	0.5	40	0.5	39	0.5	38		
				-40°C to 85°C	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91		
t _{dis}	Disable	ŌĒ	Α	-40°C to 125°C	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	0.5	91	ns	
^L dis	time			-40°C to 85°C	0.5	121	0.5	94	0.5	79	0.5	38	0.5	32	0.5	31	0.5	30	0.5	35	115	
		ŌĒ	В	-40°C to 125°C	0.5	121	0.5	94	0.5	79	0.5	38	0.5	32	0.5	31	0.5	30	0.5	35		
				-40°C to 85°C	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109		
	Enable time	ŌĒ A	ŌĒ A	ŌĒ A	-40°C to 125°C	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	0.5	109	ns
Len				-40°C to 85°C	0.5	198	0.5	121	0.5	84	0.5	46	0.5	33	0.5	28	0.5	28	0.5	35	115	
		ŌĒ	В	-40°C to 125°C	0.5	198	0.5	128	0.5	95	0.5	52	0.5	35	0.5	30	0.5	28	0.5	35		



5.8 Switching Characteristics, $V_{CCA} = 0.9 \pm 0.045V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)																		
P	ARAMETER	FROM	то	Test Conditions	0.7 ± 0	0.05V	0.8 ±	0.04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± (0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T												
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX													
				-40°C to 85°C	0.5	122	0.5	76	0.5	51	0.5	23	0.5	18	0.5	16	0.5	15	0.5	17													
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	122	0.5	76	0.5	51	0.5	23	0.5	18	0.5	16	0.5	15	0.5	17	ns												
Lpd	n delay			-40°C to 85°C	0.5	84	0.5	63	0.5	51	0.5	39	0.5	28	0.5	24	0.5	21	0.5	21	115												
		В	Α	-40°C to 125°C	0.5	84	0.5	63	0.5	51	0.5	39	0.5	28	0.5	24	0.5	21	0.5	21													
	25	ıΕ Δ	-40°C to 85°C	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70														
t _{dis}	Disable	ŌE A	Α	-40°C to 125°C	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	0.5	70	ns												
^L dis	time					-40°C to 85°C	0.5	116	0.5	89	0.5	74	0.5	33	0.5	26	0.5	25	0.5	22	0.5	25	115										
		ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	ŌĒ	В	-40°C to 125°C	0.5	116	0.5	89	0.5	75	0.5	33	0.5	27	0.5	25	0.5	23	0.5	26	
				-40°C to 85°C	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65													
	Enable	ŌĒ A	ŌĒ A	-40°C to 125°C	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	0.5	65	ns												
Len	time time			-40°C to 85°C	0.5	184	0.5	115	0.5	78	0.5	42	0.5	29	0.5	25	0.5	20	0.5	21	119												
		ŌĒ	В	-40°C to 125°C	0.5	184	0.5	123	0.5	91	0.5	48	0.5	32	0.5	26	0.5	21	0.5	22													



5.9 Switching Characteristics, $V_{CCA} = 1.2 \pm 0.1V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)																
P	ARAMETER	FROM	то	Test Conditions	0.7 ± 0).05V	0.8 ±	0.04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ±	0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T										
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX											
				-40°C to 85°C	0.5	84	0.5	50	0.5	39	0.5	15	0.5	10	0.5	9	0.5	7	0.5	8											
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	84	0.5	50	0.5	39	0.5	15	0.5	11	0.5	9	0.5	8	0.5	8	ns										
Lpd	n delay			-40°C to 85°C	0.5	50	0.5	33	0.5	23	0.5	15	0.5	12	0.5	10	0.5	8	0.5	7	115										
		В	Α	-40°C to 125°C	0.5	50	0.5	33	0.5	23	0.5	15	0.5	12	0.5	10	0.5	8	0.5	7											
				-40°C to 85°C	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25	0.5	25											
t _{dis}	Disable	ŌĒ	Α	-40°C to 125°C	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	0.5	26	ns										
^L dis	time						-40°C to 85°C	0.5	110	0.5	83	0.5	69	0.5	27	0.5	20	0.5	18	0.5	15	0.5	15	115							
						ŌĒ	ŌĒ	ŌĒ	ŌE	OE	ŌE	ŌĒ	В	-40°C to 125°C	0.5	110	0.5	84	0.5	70	0.5	28	0.5	22	0.5	20	0.5	16	0.5	16	
								<u></u>							-40°C to 85°C	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29	0.5	29
	Enable time OE	ŌĒ	ŌĒ A	ŌĒ A	ŌĒ ,	ŌĒ	ŌĒ	Α	-40°C to 125°C	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	0.5	30	ns					
Len			-40°C to 85°C	0.5	154	0.5	102	0.5	70	0.5	37	0.5	25	0.5	20	0.5	15	0.5	13	115											
		ŌĒ	В	-40°C to 125°C	0.5	165	0.5	112	0.5	83	0.5	43	0.5	28	0.5	22	0.5	17	0.5	15											



5.10 Switching Characteristics, $V_{CCA} = 1.5 \pm 0.1V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)						
P	ARAMETER	FROM	то	Test Conditions	0.7 ± 0).05V	0.8 ±	0.04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± ().15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
				-40°C to 85°C	0.5	79	0.5	41	0.5	28	0.5	12	0.5	9	0.5	7	0.5	6	0.5	6	
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	79	0.5	41	0.5	28	0.5	12	0.5	9	0.5	8	0.5	6	0.5	6	ns
Lpd	n delay			-40°C to 85°C	0.5	50	0.5	28	0.5	18	0.5	10	0.5	9	0.5	8	0.5	6	0.5	5	115
		В	Α	-40°C to 125°C	0.5	50	0.5	28	0.5	18	0.5	11	0.5	9	0.5	8	0.5	6	0.5	5	
				-40°C to 85°C	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	0.5	17	
t _{dis}	Disable	ŌĒ	Α	-40°C to 125°C	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	ns
^L dis	time			-40°C to 85°C	0.5	108	0.5	82	0.5	67	0.5	25	0.5	18	0.5	16	0.5	13	0.5	13	115
		ŌĒ	В	-40°C to 125°C	0.5	108	0.5	82	0.5	68	0.5	26	0.5	20	0.5	18	0.5	14	0.5	14	
				-40°C to 85°C	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	0.5	18	
t _{en}	Enable	ŌĒ	Α	-40°C to 125°C	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	0.5	19	ns
Len	time			-40°C to 85°C	0.5	148	0.5	92	0.5	65	0.5	34	0.5	22	0.5	18	0.5	13	0.5	11	119
		ŌĒ	В	-40°C to 125°C	0.5	157	0.5	106	0.5	78	0.5	40	0.5	25	0.5	20	0.5	15	0.5	13	



5.11 Switching Characteristics, $V_{CCA} = 1.8 \pm 0.15V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)						
PA	RAMETER	FROM	то	Test Conditions	0.7 ± 0	0.05V	0.8 ± 0).04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± (0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
				-40°C to 85°C	0.5	78	0.5	40	0.5	24	0.5	10	0.5	8	0.5	7	0.5	6	0.5	5	
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	78	0.5	40	0.5	24	0.5	10	0.5	8	0.5	7	0.5	6	0.5	5	ns
^L pd	n delay			-40°C to 85°C	0.5	56	0.5	27	0.5	16	0.5	9	0.5	7	0.5	7	0.5	5	0.5	4	115
		В	Α	-40°C to 125°C	0.5	56	0.5	27	0.5	16	0.5	9	0.5	8	0.5	7	0.5	6	0.5	5	
				-40°C to 85°C	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	
t _{dis}	Disable	ŌĒ	Α	-40°C to 125°C	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	0.5	16	ns
^L dis	time			-40°C to 85°C	0.5	108	0.5	81	0.5	67	0.5	24	0.5	18	0.5	16	0.5	12	0.5	12	115
		ŌĒ	В	-40°C to 125°C	0.5	108	0.5	82	0.5	67	0.5	26	0.5	19	0.5	17	0.5	13	0.5	13	
				-40°C to 85°C	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	0.5	14	
t _{en}	Enable	ŌĒ	Α	-40°C to 125°C	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	0.5	15	ns
L'en	time			-40°C to 85°C	0.5	147	0.5	88	0.5	62	0.5	32	0.5	21	0.5	17	0.5	13	0.5	11	115
		ŌĒ	В	-40°C to 125°C	0.5	155	0.5	103	0.5	74	0.5	38	0.5	24	0.5	19	0.5	14	0.5	12	



5.12 Switching Characteristics, $V_{CCA} = 2.5 \pm 0.2V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)						
P	ARAMETER	FROM	то	Test Conditions	0.7 ± 0).05V	0.8 ±	0.04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± (0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
				-40°C to 85°C	0.5	77	0.5	39	0.5	22	0.5	8	0.5	6	0.5	5	0.5	5	0.5	4	
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	77	0.5	39	0.5	22	0.5	8	0.5	6	0.5	5	0.5	5	0.5	5	ns
Lpd	n delay			-40°C to 85°C	0.5	71	0.5	28	0.5	15	0.5	7	0.5	6	0.5	5	0.5	5	0.5	4	115
		В	Α	-40°C to 125°C	0.5	71	0.5	28	0.5	15	0.5	8	0.5	6	0.5	6	0.5	5	0.5	4	
				-40°C to 85°C	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	
t _{dis}	Disable	ŌĒ	Α	-40°C to 125°C	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	0.5	12	ns
^L dis	time			-40°C to 85°C	0.5	108	0.5	81	0.5	66	0.5	24	0.5	17	0.5	15	0.5	11	0.5	11	115
		ŌĒ	В	-40°C to 125°C	0.5	108	0.5	81	0.5	67	0.5	25	0.5	18	0.5	16	0.5	12	0.5	12	
				-40°C to 85°C	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	
t _{en}	Enable	ŌĒ	Α	-40°C to 125°C	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	ns
^L en	time			-40°C to 85°C	0.5	146	0.5	86	0.5	59	0.5	29	0.5	19	0.5	15	0.5	12	0.5	10	115
		ŌĒ	В	-40°C to 125°C	0.5	153	0.5	101	0.5	72	0.5	35	0.5	21	0.5	17	0.5	13	0.5	11	



5.13 Switching Characteristics, $V_{CCA} = 3.3 \pm 0.3V$

See Figure 1 and Table 1 for test circuit and loading. See Figure 2, Figure 3, and Figure 4 for measurement waveforms.

										B-	Port S	upply	Voltag	e (V _C	:в)						
PA	RAMETER	FROM	то	Test Conditions	0.7 ±	0.05V	0.8 ± 0).04V	0.9 0.04		1.2 ±	0.1V	1.5 ±	0.1V	1.8 ± (0.15V	2.5 ±	0.2V	3.3 ±	0.3V	UNI T
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
				-40°C to 85°C	0.5	76	0.5	38	0.5	21	0.5	7	0.5	5	0.5	4	0.5	4	0.5	4	
t _{pd}	Propagatio	A	В	-40°C to 125°C	0.5	76	0.5	38	0.5	21	0.5	8	0.5	5	0.5	5	0.5	4	0.5	4	ns
^L pd	n delay			-40°C to 85°C	0.5	106	0.5	34	0.5	17	0.5	8	0.5	6	0.5	5	0.5	4	0.5	4	115
		В	Α	-40°C to 125°C	0.5	106	0.5	34	0.5	17	0.5	8	0.5	6	0.5	5	0.5	5	0.5	4	
				-40°C to 85°C	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	0.5	10	
t _{dis}	Disable	ŌĒ	Α	-40°C to 125°C	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	0.5	11	ns
^L dis	time			-40°C to 85°C	0.5	108	0.5	81	0.5	66	0.5	24	0.5	17	0.5	15	0.5	11	0.5	11	115
		ŌĒ	В	-40°C to 125°C	0.5	108	0.5	81	0.5	67	0.5	25	0.5	18	0.5	16	0.5	12	0.5	11	
				-40°C to 85°C	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	0.5	8	
t _{en}	Enable	ŌĒ	Α	-40°C to 125°C	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	0.5	9	ns
^L en	time			-40°C to 85°C	0.5	146	0.5	85	0.5	58	0.5	28	0.5	18	0.5	14	0.5	11	0.5	9	lio
		ŌĒ	В	-40°C to 125°C	0.5	153	0.5	101	0.5	72	0.5	34	0.5	21	0.5	16	0.5	12	0.5	10	



5.14 Operating Characteristics: $T_A = 25$ °C

	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN TYP	MAX	UNIT
			0.7V	0.7V	2.1		
			0.8V	0.8V	2.0		
			0.9V	0.9V	2.0		
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V	2.0		
	per transceiver (A to B: outputs enabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V	2.1		pF
	,		1.8V	1.8V	2.1		
			2.5V	2.5V	2.5		
			3.3V	3.3V	3.1		
			0.7V	0.7V	1.6		
			0.8V	0.8V	1.6		
			0.9V	0.9V	1.6		
	Power Dissipation Capacitance per transceiver (A to B: outputs	CL = 0, RL = Open f =	1.2V	1.2V	1.6		"F
	disabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V	1.6		pF
	,		1.8V	1.8V	1.7		
			2.5V	2.5V	2.1		
			3.3V	3.3V	2.6		
pdA			0.7V	0.7V	10.5		
			0.8V	0.8V	10.6		
			0.9V	0.9V	10.6		
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V	10.8		
	per transceiver (B to A: outputs enabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V	11.2		pF
	,		1.8V	1.8V	12.5		
			2.5V	2.5V	16.3		
			3.3V	3.3V	20.0		
			0.7V	0.7V	1.0		
			0.8V	0.8V	0.9		
			0.9V	0.9V	0.9		
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V	0.9		"F
	per transceiver (B to A: outputs disabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V	0.9		pF
	,		1.8V	1.8V	0.9		
			2.5V	2.5V	0.9		
			3.3V	3.3V	0.9		



5.14 Operating Characteristics: $T_A = 25^{\circ}C$ (continued)

	PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT	
			0.7V	0.7V		10.9			
			0.8V	0.8V		10.9			
			0.9V	0.9V		10.9			
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V		11.1			
	per transceiver (A to B: outputs enabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V		11.4		pF	
	,		1.8V	1.8V		12.6			
			2.5V	2.5V		16.3			
			3.3V	3.3V		20.0			
			0.7V	0.7V		1.3			
			0.8V	0.8V		1.2			
			0.9V	0.9V		1.2			
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V		1.1		_	
	per transceiver (A to B: outputs disabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V		1.1		pF	
	,		1.8V	1.8V		1.1			
			2.5V	2.5V		1.1			
			3.3V	3.3V		1.2			
odB			0.7V	0.7V		2.1			
			0.8V	0.8V		2.1			
			0.9V	0.9V		2.0			
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V		2.0		_	
	per transceiver (B to A: outputs enabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V		2.1		pF	
			1.8V	1.8V		2.2			
			2.5V	2.5V		2.5			
			3.3V	3.3V		3.1			
			0.7V	0.7V		1.6			
			0.8V	0.8V		1.6			
			0.9V	0.9V		1.6			
	Power Dissipation Capacitance	CL = 0, RL = Open f =	1.2V	1.2V		1.6		_	
	per transceiver (B to A: outputs disabled)	1MHz, tr = tf = 1 ns	1.5V	1.5V		1.6		pF	
			1.8V	1.8V		1.7		1	
			2.5V	2.5V		2.1			
			3.3V	3.3V		2.6			




6 Parameter Measurement Information

6.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, all input pulses are supplied by generators having the following characteristics:

- f = 1MHz
- $Z_O = 50\Omega$
- dv/dt ≤ 1ns/V




A. C_L includes probe and jig capacitance.

Figure 6-1. Load Circuit


Table 6-1. Load Circuit Conditions

	Parameter	V _{cco}	R _L	CL	S ₁	V _{TP}
Δt/Δν	Input transition rise or fall rate	0.65V - 3.6V	1ΜΩ	15pF	Open	N/A
	Propagation (delay) time	1.1V – 3.6V	2kΩ	15pF	Open	N/A
t _{pd}	Propagation (delay) time	0.65V - 0.95V	20kΩ	15pF	Open	N/A
		3V – 3.6V	2kΩ	15pF	2 × V _{CCO}	0.3V
	Enable time disable time	1.65V – 2.7V	2kΩ	15pF	2 × V _{CCO}	0.15V
^l en, ^l dis	Enable time, disable time	1.1V – 1.6V	2kΩ	15pF	2 × V _{CCO}	0.1V
		0.65V - 0.95V	20kΩ	15pF	2 × V _{CCO}	0.1V
		3V – 3.6V	2kΩ	15pF	GND	0.3V
	A Frankla Airea disable Airea	1.65V – 2.7V	2kΩ	15pF	GND	0.15V
len, ldis	Enable time, disable time	1.1V – 1.6V	2kΩ	15pF	GND	0.1V
		0.65V - 0.95V	20kΩ	15pF	GND	0.1V



- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1

Figure 6-2. Propagation Delay




- 1. V_{CCI} is the supply pin associated with the input port.
- 2. V_{OH} and V_{OL} are typical output voltage levels that occur with specified R_L , C_L , and S_1

Figure 6-3. Input Transition Rise or Fall Rate

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



- A. Output waveform on the condition that input is driven to a valid Logic Low.
- B. Output waveform on the condition that input is driven to a valid Logic High.
- C. V_{CCO} is the supply pin associated with the output port.
- D. $\;\;$ V_{OH} and V_{OL} are typical output voltage levels with specified R_L, C_L, and S₁.


Figure 6-4. Enable Time And Disable Time

7 Detailed Description

7.1 Overview

The SN74AXC2T245 is a 2-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (DIRx and $\overline{\text{OE}}$) are reference to V_{CCA} logic levels, and Bx pins are referenced to V_{CCB} logic levels. The A port is able to accept I/O voltages ranging from 0.65V to 3.6V, while the B port can accept I/O voltages from 0.65V to 3.6V. A high on DIR enables data transmission from A to B and a low on DIR enables data transmission from B to A. See Section 7.4 for a summary of the operation of the control logic.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the Section 5.5. The worst case resistance is calculated with the maximum input voltage, given in the Section 5.1, and the maximum input leakage current, given in the Section 5.5, using Ohm's law ($R = V \div I$).

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in Section 5.4 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.2 Balanced High-Drive CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The high drive capability of this device creates fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. The electrical and thermal limits defined in the *Section 5.1* must be followed at all times.

7.3.3 Partial Power Down (I_{off})

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the Section 5.5.

7.3.4 V_{CC} Isolation

The inputs and outputs for this device enter a high-impedance state when either supply is < 100mV.

7.3.5 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Section 5.4*.

7.3.6 Glitch-free Power Supply Sequencing

Either supply rail may be powered on or off in any order without producing a glitch on the I/Os (that is, where the output erroneously transitions to VCC when it should be held low). Glitches of this nature can be misinterpreted by a peripheral as a valid data bit, which could trigger a false device reset of the peripheral, a false device configuration of the peripheral, or even a false data initialization by the peripheral. For more information regarding the power up glitch performance of the AXC family of level translators, see the *Glitch Free Power Sequencing With AXC Level Translators* application report

7.3.7 Negative Clamping Diodes

The inputs and outputs to this device have negative clamping diodes as depicted in Figure 7-1.

CAUTION

Voltages beyond the values specified in the *Section 5.1* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.3.8 Fully Configurable Dual-Rail Design

Both the V_{CCA} and V_{CCB} pins can be supplied at any voltage from 0.65V to 3.6V, making the device suitable for translating between any of the voltage nodes (0.7V, 0.8V, 0.9V, 1.2V, 1.8V, 2.5V and 3.3V).

7.3.9 I/Os with Integrated Static Pull-Down Resistors

To help avoid floating inputs on the I/Os, this device has $71k\Omega$ typical integrated weak pull-downs on all data I/Os. This feature allows all inputs to be left floating without the concern for unstable outputs or increased current consumption. This also helps to reduce external component count for applications where not all channels are used or need to be fixed low. If an external pull-up is required, it should be no larger than $7k\Omega$ to avoid contention with the $71k\Omega$ internal pull-down.

7.3.10 Supports High-Speed Translation

The SN74AXC2T245 device can support high data-rate applications. The translated signal data rate can be up to 380 Mbps when the signal is translated from 1.8V to 3.3V.

Copyright © 2024 Texas Instruments Incorporated



7.4 Device Functional Modes

Table 7-1. Function Table (Each Transceiver)⁽¹⁾ (2)

CONTROL IN	PUTS	Port Status		OPERATION
ŌĒ	DIRx	A PORT	B PORT	OFERATION
L	L	Output (Enabled)	Input (Hi-Z)	B data to A bus
L	Н	Input (Hi-Z)	Output (Enabled)	A data to B bus
Н	X	Input (Hi-Z)	Input (Hi-Z)	Isolation

- (1) Input circuits of the data I/Os are always active.
- (2) Pins configured as inputs should not be left floating.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN74AXC2T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The SN74AXC2T245 device is ideal for use in applications where a push-pull driver is connected to the data I/Os. The max data rate can be up to 380 Mbps when device translates a signal from 1.8V to 3.3V.

One example application is shown in Figure 8-1, where the SN74AXC2T245 device is used to translate low voltage UART signals from a CPU to a higher voltage signal to properly drive the inputs of a bluetooth module.

8.2 Typical Application




Figure 8-1. 2-Pin UART Application



8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	0.65V to 3.6V
Output voltage range	0.65V to 3.6V

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
 - Use the supply voltage of the device that is driving the SN74AXC2T245 device to determine the input voltage range. For a valid logic high, the value must exceed the high-level input voltage (V_{IH}) of the input port. For a valid logic low the value must be less than the low-level input voltage (V_{IL}) of the input port.
- Output voltage range
 - Use the supply voltage of the device being driven by the SN74AXC2T245 determine the output voltage range of the SN74AXC2T245.

8.2.3 Application Curves




Figure 8-2. Up Translation at 2.5MHz (0.7V to 3.3V)

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: SN74AXC2T245

22

8.3 Power Supply Recommendations

Always apply a ground reference to the GND pins first. This device is designed for glitch-free power sequencing without any supply sequencing requirements such as ramp order or ramp rate.

This device is designed with various power supply sequencing methods in mind to help prevent unintended triggering of downstream devices. For more information regarding the power-up glitch performance of the AXC family of level translators, see the *Glitch Free Power Sequencing With AXC Level Translators* application report


8.4 Layout


8.4.1 Layout Guidelines

For device reliability, following common printed-circuit board layout guidelines are recommended:

- Use bypass capacitors on the power supply pins and place them as close to the device as possible. A
 0.1μF capacitor is recommended, but transient performance can be improved by having both 1μF and 0.1μF
 capacitors in parallel as bypass capacitors.
- · Use short trace lengths to avoid excessive loading.

8.4.2 Layout Example







9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Implications of Slow or Floating CMOS Inputs application report
- · Texas Instruments, Power Sequencing for AXC Family of Devices application report

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74AXC2T245RSWR	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HN
SN74AXC2T245RSWR.A	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HN
SN74AXC2T245RSWRG4.A	Active	Production	UQFN (RSW) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HN

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AXC2T245:

Automotive : SN74AXC2T245-Q1

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

NOTE: Qualified Version Definiti	on:	efinitio	Defin	ersion	٧	Qualified	F:	IO.	١
----------------------------------	-----	----------	-------	--------	---	-----------	----	-----	---

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Dec-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	SN74AXC2T245RSWR	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	0.8	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Dec-2023




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	SN74AXC2T245RSWR	UQFN	RSW	10	3000	189.0	185.0	36.0	



PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025